## **Exhibit U**

# Tab 2

File History of U.S. Patent No. 6,452,863 ("the '863 parent patent") not including the original disclosure

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD ET AL.

Group Art Unit:

Serial No: Continuation of 09/252,997

Before

Filed: JANUARY 27, 2000

Examiner:

Title: INTEGRATED CIRCUIT I/O USING A

HIGH PERFORMANCE BUS INTERFACE

Assistant Commissioner for Patents Washington, DC 20231

# POWER OF ATTORNEY BY ASSIGNEE, REVOCATION OF ALL PRIOR POWERS OF ATTORNEY AND

CERTIFICATE UNDER 37 CFR 3.73(b)

Sir:

The undersigned, being empowered to sign this Power of Attorney, Revocation of All Previous Powers of Attorney and Certificate under 37 CFR 3.73(b) on behalf of Rambus, Inc., the assignee of the entire right, title and interest in the above-referenced application, hereby revokes all prior powers of attorney and hereby appoints Neil A. Steinberg, Reg. No. 34.735, with full power of substitution and revocation to prosecute this application and to transact all business before the United States Patent and Trademark Office in the above-referenced application.

Rambus, Inc., formerly a California corporation with a place of business at 4920A El Camino Real, Los Altos, California 94022, certifies that it is the assignee of the entire right, title and interest in the above-referenced patent application by virtue of an assignment from the inventors, Michael Farmwald and Mark Horcwitz. The assignment of the parent patent application (Application Serial

Page -1-

No. 07/510,898) and all continuing and divisional application thereof to Rambus Inc. was filed on April 18, 1990 and recorded in the U.S. Patent and Trademark Office at Reel 5385, Frame 875.

The undersigned has reviewed all the documents in the chain of title of the above-referenced application and, to the best of the undersigned's knowledge and belief, title is in Rambus, Inc., the assignee identified above.

Please direct all correspondence in the above-referenced patent application to:

Neil A. Steinberg, Esq. Rambus Inc. 2465 Latham Street Mountain View, California 94040 Telephone: 650-944-7772 Facsimile: 650-944-8080

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so make are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon.

Date: 1/27/00

Neil A. Steinberg, Esq. Vice President

Intellectual Property Rambus Inc.

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

Group Art Unit:

Before

Examiner:

In the Application of:

FARMWALD ET AL.

Serial No: Continuation of 09/252,997

Filed: JANUARY 27, 1999

Title: INTEGRATED CIRCUIT I/O USING A HIGH PERFORMANCE BUS INTERFACE

Assistant Commissioner for Patents Washington, DC 20231

### REQUEST TO APPROVE DRAWING CHANGES

Dear Sir:

Applicants seek to amend Figure 10 to more fully reflect the discussion in the specification, specifically, page 55, line 12-16 and page 58, lines 13-23. Attached is a photocopy of Figure 10 with the proposed changes indicated in red. No new matter has been added.

Applicants respectfully request approval of the proposed changes. A new Figure 10 which incorporates the changes is also attached to hereto.

Date: January 27, 2000

Respectfully submitted

NeII A. Steinberg Reg. No. 34,735 650-944-7772

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C2C)

Group Art Unit:

Before Examiner:

In the Application of:

FARMWALD ET AL.

Serial No: Continuation of 09/252,997

Filed: JANUARY 27, 2000

Title: INTEGRATED CIRCUIT I/O USING A HIGH PERFORMANCE BUS INTERFACE

Assistant Commissioner for Patents Washington, DC 20231

### CROSS REFERENCE UNDER 37 C.F.R. \$1.78 TO POTENTIALLY RELATED APPLICATIONS

Dear Sir:

The above-identified application may be related to the following application:

Application No. 09/252,998, filed on February 19, 1999 (still pending); Application No. 08/979,127, filed November 26, 1997, (now U.S. Patent 5,915,105); which is a continuation of Application No. 08/762,139, filed December 9, 1996 (now U.S. Patent 5,809,263); which is a continuation of Application No. 08/607,780, filed February 27, 1996 (now abandoned); which is a continuation of Application No. 08/222,646, filed March 31, 1994 (now U.S. Patent 5,513,327); which is a continuation of Application No. 07/954,945, filed September 30, 1992 (now U.S. Patent 5,319,755); which is a continuation of Application Serial No. 07/510,898 filed April 18, 1990 (now abandoned).

Application No. 09/252,993, filed on February 19, 1999 (still pending); which is a continuation of Application No. 08/798,525, filed on February 10, 1997 (still pending); which is a divisional of Application Serial No. 08/710,574, filed on

September 19, 1996 (now abandoned); which is a continuation of Application Serial No. 08/469,490 filed on June 6, 1995 (now abandoned); which is a continuation of Application Serial No. 07/847,961 filed on March 5, 1992 (now abandoned); which is a divisional of Application Serial No. 07/510,898 filed on April 18, 1990 (now abandoned).

All of these applications are assigned to the same assignee as the present application.

Date: January 27, 2000

Neil A. Steinberg Reg. No. 34,735 703-787-9636

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE FILING NEW UTILITY PATENT APPLICATION UNDER 37 CFR (Case No. P043D2C3C)

To the Assistant Commission for Patents Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. \$1.53(b) is a new utility patent application for:

Title: INTEGRATED CIRCUIT I/O USING A

HIGH PERFORMANCE BUS INTERFACE

Inventors: Michael Farmwald Mark Horowitz

This application is a CONTINUATION APPLICATION of:

Inventors: Michael Farmwald

Mark Horowitz

Ser. No.: 09/252,997

Art Unit: 2818

Filed: February 19, 1999

Examiner: T. Nguyen

Title: METHOD OF OPERATING A MEMORY

HAVING A VARIABLE DATA OUTPUT LENGTH AND A PROGRAMMABLE REGISTER

To effect the above-requested filing today:

Attached is a copy of the prior application as originally filed, including:

[X] Specification, Claims, and Abstract (125 pages)

[X] Drawings: 1 set of formal drawings having 14 sheets

[X] Original Declaration and Power of Attorney (2 pages)

Incorporation by Reference: The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the

also revokes all other powers of attorney. kindly address all future communications to: Accordingly,

> Neil A. Steinberg, Esq. Rambus Inc. 2465 Latham Street Mountain View, California 94040

> > Telephone No. 650-944-7772 Facsimile No. 650-428-0914

The Examiner's attention is directed to both the second paragraph of guideline (2) in MPEP 609 and to the last paragraph of MPEP 2001.06(b) and to the submission in the prior application of the Information Disclosure Statements and document copies filed in Application Serial Nos. 09/196,199 and 09/252,997.

Attached is a PRELIMINARY AMENDMENT which, among other things, cancels claims 1-150, and adds new claims 151-175. This Preliminary Amendment is to be entered BEFORE fee calculation.

6. PILING FEE
(BASED ON THE NUMBER OF CLAIMS AS FILED AND CHANGED BY PRELIMINARY AMENDMENT) Basic Fee

Additional Fees: Surcharge for more than 20 total claims (5 \* \$18) . . . . . \$ 90.00 Surcharge for more than 3 independent claims ( $\underline{0}$  \* 78) . . Surcharge for multiple dependent claims . . . . . . . . . . Total Filing Fee

#### Manner of Payment:

- A check payable to the Commissioner of Patents and Trademarks, in the amount of  $\underline{S}$  is enclosed as payment of the Total Filing Fee.
- Please charge my Deposit Account No. 50-0998 in the amount of \$780.00 to cover the above fees. A duplicate [XXX] copy of this sheet is enclosed.

Date: January 27, 2000

The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 50-0998. A duplicate copy of this sheet is enclosed.

Respectfully submitted.

Neil A. Steinberg Reg. No. 34,735 650-944-7772

### EXPRESS MAIL CERTIFICATE OF MAILING

Express Mail mailing label number. <u>EK100209508US</u>
Date of Deposit: January 20, 2000
hereby certify that I am causing this paper or fee to be deposited with the United States Poservice "Express Mail Post Office to Addressee" service on the date indicated above and the paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, Dec. 20231.
Michiko Sites
Typed or printed name of person mailing paper or fee)
Michiko Lites
Signature of person mailing paper or fee)
January 27, 2000
Date signed)

### EXPRESS MAIL CERTIFICATE OF MAILING

press Mail* mailing tabel number <u>EK1002095</u> te of Deposit <u>January 20, 2000</u>	0008
eneby cartify that I am causing this paper or fee to rvice "Express Mall Post Office to Addressee" sen- per or fee has been addressed to the Assistant Co 231.	rice on the date indicated above and that t
Michiko Sites	
ped or printed name of person mailing paper or fe	ee)
gnature of person malling paper or fee)	
Tanuary 27, 2000	
signied/	
. *	
	•
	•
•	
	_
Scrial/Patient N2: Not Assigned Yet Title: Method of Operating a Memory Having a Variable Da Atty, Docket No.: P041D2C3C	Filing/Issue Date: Herewith na Oniput Length and a Programmable Register Date Malled: January 27, 2000
The following has been received in the U.S. Patent & Tra-	
Amendmens/Response ( pgs.)	Petition for Extension of Time ( month(s))
Preliminary Amendment (()) [733.)	☐ Information Disclosure Statement & PTO 1449 ☐ Issue Fee Transmittal
Application - Utility ( pgs., with cover and abstract) Application - Rule 1.53(b) Continuation ([25pgs.)	Submission of Formal Drawings
and abbutoment - come stanto, manuscomen (1721-21)	Notice of Appeal
Application - Rule 1.53(b) Divisional ( nes.)	
Application - Rute 1.53(b) Divisional ( pgs.)  Application - Rute 1.53(b) CIP ( pgs.)	Appeal Brief ( pgs. in triplicate)
	Appeal Brief ( pgs. in triplicate) Reply Brief
Application - Rule 1.53(b) CIP ( pgs.)	
Application - Rule 1.53(b) CIP ( pgs.) Application - Rule 1.53(d) CPA ( pgs.)	Repty Brief
Application - Rule 1.53(b) CIP ( pgs.) Application - Rule 1.53(d) CPA ( pgs.) Application - PCT ( pgs.)	Reply Brief Response to Notice of Missing Parts
Application - Rufe 1.53(b) CIP ( pgs.)  Application - Rufe 1.53(d) CPA ( pgs.)  Application - PCT ( pgs.)  Application - Provisional ( pgs.)	Reply Brief Response to Notice of Missing Parts Response to Notice of Missing Parts Fransmittal Letter (in duplicate) Free Transmittal (in duplicate) I Itemized Postcard
Application - Rule 1.53(b) CIP ( pps.)  Application - Rule 1.53(d) CPA ( pps.)  Application - PCT ( pps.)  Application - Provisional ( pps.)  Drawings (14' sheets)  Declaration & POA ( 2-pps.)  Assignment & Cover Sheet	Reply Brief Response to Notice of Missing Parts Transmittal Letter (in duplicate) For Transmid in duplicate) I trainized Postcard Certificate of Mailing
Application - Rule 1.53(b) CIP ( pgs.)  Application - Rule 1.53(d) CPA ( pgs.)  Application - PCT ( pgs.)  Application - Provisional ( pgs.)  Drawings (14 sheets)  Declaration & POA ( 2-pgs.)	Reply Brief Response to Notice of Missing Parts Response to Notice of Missing Parts Fransmittal Letter (in duplicate) Free Transmittal (in duplicate) I Itemized Postcard

SI / Pre-ands

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD ET AL.

Group

.....

Art Unit:

Serial No: Continuation of 09/252,997

Before

Filed: JANUARY 27, 2000

Examiner:

Title: INTEGRATED CIRCUIT I/O USING A

HIGH PERFORMANCE BUS INTERFACE

Assistant Commissioner for Patents Washington, DC 20231

### PRELIMINARY AMENDMENT

Dear Sir:

10

Prior to the examination of the above-referenced application,

kindly amend the application as follows:

IN THE ABSTRACT :

Please delete the Abstract of the Disclosure and substitute the attached Abstract of the Disclosure.

IN THE TITLE:

Please delete the title and substitute - METHOD OF OPERATING

A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH -

IN THE SPECIFICATION:

On page 1, line 8, insert +This application is a continuation of Application No. 09/252,997 (still pending), which is a

 $\triangleright$ 

onda i13

GOZETE BROBEHG

continuation of Application No. 09/196,199, filed on November 20, 20.5. Plack No. 6,038,195

1998 (still pending), which is a continuation of Application No. 08/798,520, filed on February 10, 1997 (now U.S. Patent 5,841.580); which is a division of Application No. 08/448,657, filed May 24, 1995 (now U.S. Patent 5,638,334); which is a division of Application No. 08/222,646, filed on March 31, 1994 (now U.S. Patent 5,513,327); which is a continuation of Application No. 07/954,945, fixed on September 30, 1992 (now U.S. Patent 5,319,755); which is a continuation of Application No. 07/510,898, filed on April 18, 1990 (now abandoned).

On page 3, line 9, delete "micro-processor" and substitute --microprocessor--.

On page 6, line 1, delete "4,646,279" and substitute --4,646,270--.

On page 10, line 18, delete "Figure 7 shows" and substitute -- Figures 7a and 7b show--.

On page 10, line 21, delete \*Figure 8 shows and substitute - Figures 8a and 3b show--.

On page 34: line 4, after 'devices' insert --do--.

On page 41, line 1, delete 'or' 'and substitute -- or--.

On page 45, line 17, delete \*Fig. 7\* and substitute --Figures 7a and 7b--.

On page 47, line 2, delete 'Figure 8' and substitute -- Figure 8a--.

On page 47, line 5, delete 'from left to right' and substitute -- from right to left--.

On page 47, line 8, delete "right" and substitute --left--.

On page 47, line 9, delete the first 'left' and substitute

On page 49, line 22, delete 'primay' and substitute --primary--.

On page 54, line 13, delete "70" and substitute --69--.
On page 56, line 2, delete "Figurell" and substitute
--Figure 11--.

On page 60, line 10, after \*147\* insert --A, B--.

#### IN THE CLAIMS:

10

11

Kindly cancel claims 1-150, without prejudice.

### Kindly add the following claims:

-- A method of controlling a memory device, wherein the memory device includes a plurality of memory cells, the method of controlling the memory device comprises:

providing first block size information to the memory device, wherein the first block size information defines a first amount of data to be input by the memory device in response to a write request; and

issuing a first write request to the memory device, wherein in response to the first write request the memory device inputs the first amount of data corresponding to the first block size information.

the first amount of data synchronously with respect to an external clock signal.

signal.

153. The method of claim 151 further including:

providing second block size information to the memory device.

wherein the second block size information defines a second amount

of data to be input by the memory device in response to a write

request; and

issuing the second write request to the memory device, wherein in response to the second write request, the memory device inputs the amount of data corresponding to the second block size information.

The method of claim sol wherein the first block size information and the first write request are included in a request packet...

information and the first write request are included in the same request packet.

156. The method of claim 151 further including providing the amount of data corresponding to the first block size information to the memory device.

7

157. The method of Chaim 156 wherein the data is provided to the memory device after a delay time transpires.

158. The method of claim 156, wherein the delay time is representative of a number of clock cycles of a clock signal.

information is a binary representation of the amount of data to be input in response to the first write request.

The method of claim 151 wherein the first amount of data corresponding to the first block size information is input synchronously during a plurality of clock cycles of the external clock signal.

161. A method of operation of a memory device, wherein the memory device includes a plurality of memory cells, the method of \_\_\_\_operation\_of the memory device comprises:

receiving first block size information from a bus controller, wherein the first block size information defines a first amount of data to be input by the memory device in response to a write request;

receiving a first write request from the bus controller; and inputting the first amount of data corresponding to the first block size information in response to the first write request.

162. The method of claim 161 wherein the data corresponding to the first block size information is sampled synchronously with respect to the external clock signal.

163. The method of dlaim 161 further including:

receiving second block size information, wherein the second block size information defines a second amount of data to be input in response to a second write request:

receiving a second write request from the bus controller; and inputting the amount of data corresponding to the second block size information, in response to the second write request.

The method of claim 161 wherein the first block size information and the first write request are included in a request packet.

55. The method of claim 101 wherein the first block size information and the first write request are included in the same request packet.

information is a binary representation of the first amount of data to be input in response to the first write request.

3

The method of claim to wherein the first amount of data corresponding to the first block size information is input

synchronously during a plurality of clock cycles of an external clock signal.

11. 13 11. 13 11. 13 The method of claim 261 further including generating an internal clock signal using a delay locked loop and an external clock signal wherein the first amount of data corresponding to the first block size information is input synchronously with respect to the internal clock signal.

the method of claim 121 further including generating first and second internal clock signals using clock generation circuitry and an external clock signal wherein the first amount of data corresponding to the first block size information is input synchronously with respect to the first and second internal clock signals.

170. The method of claim 169 wherein the first and second internal clock signals are generated by a delay lock loop.

A method of operation of an integrated circuit, wherein the integrated circuit includes a memory array having a plurality of memory cells, the method of operation comprises:

receiving block size information, wherein the block size information defines a first amount of data to be input from a busin response to a write request;

receiving a first write request; and

inputting the first amount of data corresponding to the block size information in response to the first write request.

The method of claim in further including storing the first amount of data corresponding to the block size information in the memory array.

173. The method of claim 171 wherein the block size information and the first write request are included in a request packet.

174. The method of claim 1/1 wherein the first block size information is a binary representation of the first amount of data to be input in response to the first write request.

175. The method of claim 171 wherein the first block size information is provided by a controller.--

### REMARKS

This Preliminary Amendment seeks to place this application in condition for allowance. This application is a continuation of Application No. 09/252,997, which is a continuation of Application No. 09/196,199. Application Serial Nos. 09/252,997 and 09/196,199 are pending.

Applicants request priority to Application Serial No. 07/510,898, filed April 18, 1990, now abandoned. Applicants request such priority through Application No. 09/252,997 (still pending), which is a continuation of Application No. 09/196,199, filed on November 20, 1998 (still pending), which is a continuation of Application No. 08/798,520, filed on February 10, 1997 (now U.S. Patent 5,841,580); which is a division of Application No. 08/448,657, filed May 24, 1995 (now U.S. Patent 5,638,334); which is a division of Application No. 08/222,646, filed on March 31, 1994 (now U.S. Patent 5,513,327); which is a continuation of Application No. 07/954,945, filed on September 30, 1992 (now U.S. Patent 5,319,755); which is a continuation of Application No. 07/510,898, filed on April 18, 1990 (now abandoned).

Accordingly. Applicants claim the benefit of the filing date of Application Serial No. 07/510,898 -- i.e., April 18, 1990. The specification has been amended to identify the continuation or related U.S. application data identified above. No new matter has been added...

In this continuation application, Applicants present new claims which set forth novel and unobvious features of Applicants' invention. Applicants submit new claims 151-175 to more fully protect the instant invention. No new matter has been added.

The newly submitted claims are believed to be fully supported by the specification -- see, for example, Figures 2 and 10-13; page 14, line 3 to page 15, line 2; page 15, lines 18 to page 16, line 7; page 20, line 20 to page 21, line 20; page 23; Tine 6 to page 24, line 2; page 27, line 23 to page 28, line 20; page 46; line 19

高语语思想语语语 · 语语现象图

to page 48, line 17; page 53, line 23 to page 59, line 2; page 71, line 23 to page 72, line 21, page 73, lines 20 to page 74, line 31; and page 115, lines 10-22.

Applicants have also amended the specification to correct obvious spelling, typographical and grammatical errors. No new matter has been added.

In addition, a new Abstract of the Disclosure is attached hereto. No new matter has been added.

Finally, accompanying this Preliminary Amendment is a Request to Approve Drawing Changes. In that Request, Applicants seek to amend Figure 10 to more fully reflect the discussion in the specification, in particular, page 55, lines 12-16 and page 58, lines 13-23. The proposed changes are indicated in red. No new matter has been added. Applicants respectfully request that the Examiner approve the proposed changes to Figure 10. A new Figure 10 which incorporates the changes is also attached to the Request.

#### CONCLUSION

Applicants request entry of the foregoing amendment prior to examination of this application. Applicants submit that all of the claims present patentable subject matter. Accordingly, Applicants respectfully request allowance of all of the claims.

Date: January 27, 2000

Neil A. Steinberg Reg. No. 34,735 301-229-7706

Page 10

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: INTEGRATED CIRCUIT I/O USING A

HIGH PERFORMANCE BUS INTERFACE )

Group Art Unit:

Before Examiner:

Assistant Commissioner for Patents Washington, DC 20231

#### INFORMATION DISCLOSURE STATEMENT

Dear Sir:

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, submitted herewith is a modified Form PTO-1449, including a copy of all of the documents cited therein -- except for those references which were provided or cited during the prosecution of App. S/N 09/252,997 to which priority is claimed (See 37 C.F.R. \$1.98(d)).

It is believed that the Examiner may find the documents cited in the modified Form PTO-1449 material to the patentability of one or more of the claims in the above-captioned application. Accordingly, it is respectfully requested that the Examiner make his consideration of these references formally of record with the initial Office Action.

Date: February 28, 2000

Neil A. Steinberg, Esq.

Respectfully submitted

Reg. No. 34,735 (650) 944-7772

SERIAL NUMBER 09/492,982 ATTY, DOCKET NO. P043D2C3C PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE APPLICANT(S) FARMWALD ET AL. DIFORMATION DISCLOSURE STATEMENT BY APPLICANT GROUP ART UNIT FILING DATE
JANUARY 27, 2000 PATENT DOCUMENTS FILING SUB CLASS NAME EXAMINER INITIALS DOCUMENT NUMBER 4,945,516 DATE CLASS 07/31/90 Kashiyama 365 189.05 TAVÍ 365 220 4,807,189 L-MAR 0 2 2000F-112 365 187.05 4,586,167 Bon et al. 4,337,523 365 194 Tem of al (05/25/89 365 4,825,416 194 4,750,839 06/14/88 Wang et al. 365 233 04/23/85 Ziv et al. 70, 13 گر4 2.53 709 4,099,231 07/04/78 Kotok et al. 168 711 Beighe et al. 5,175,835 212 FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER PRANTILATELES YES NO EXAMINER INITIAL DATE COUNTRY OTHER DOCUMENTS (Instinuing Author, Title, Date TAN T. NOWEN EXAMINER DATE CONSIDERED 05/16/00 EXAMINER: Initial clinition if reference was considered. Draw line Include copy of this form with next communication to applicant.

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARX OFFICE

DIFORMATION DISCLOSURE STATEMENT
BY APPLICANT

ATTY. DOCKET NO.
PO4JDZCJC

APPLICANT(S)

FARMWALD ET AL

FILING DATE
JANUARY 27, 2000

GROUP ART UNIT

			U.S. P	ATENT DOCUMENTS			
EXAMI INTI		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
TN	_	4,891,791	01/02/90	lijima	365	189.01	
1		4,092,665	03/30/78	PESAM	341	63	
		3,093,807	03/03/02	Hishiproto et al.	365	230.09	
		3,882,470	05/06/7	An Gamer	365	200	
		5,083,296	01/21/92	The stal.	365	280.02	
		4,792,926	12/20/83	Roberts Roberts	365	189.02	
		4,719,602	01/12/28	Hag et al.	365	189.02	
		4,725,394	11,15,88	Fischer	710	114	
		5,083,260	01/21/92	Tsuchiya	710	113	
		4,954,987	09/04/90	Auvinen et al.	365	189.32	
		4,675,850	06/23/87	Kumanoya et al.	365	189.08	
727	-	4,722,667	11/29/88	Nakano et al.	365	193	

		FOR	EIGN PATENT DOCUMENTS			
TEXAMINER"	DOCUMENT -	DATE	COUNTRY	CLASS	SUB CLASS	TRANSPORTED TO NO. 171,5 The 181,5 T

	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)
TNT	M. Bazes et al., "A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual-Port Memory and Error Checking and Correction", IEEE Journal of Solid State Circuits, vol. 18 No. 2, pp. 164-172 (Apr. 1983)
TNT	A. Agarwal, "An Evaluation of Directory Schemes for Cache Coherence", IEEE document pp.280-289 (1988)
TNT	D. Kawley, "SUPERFAST BUS SUPPORTS SUPERFAST TRANSACTIONS", High Performance Systems, pp 90-94 (Sept. 89)
TNT	11. L. Kalter et al. "A 50-tes 16Mh DRAM with a 10-tes Data Rate and On-Chip ECC", IEEE Journal of Solid State Circuits, vol. 25 No. 5, pp. 1118-1128 (Oct 1990)
TNT	S. Watenabe et al., "AN Experimental 16-Mbit CMOS DRAM Chip with a 100-M11z Serial READ/WRITE Mode", IEEE Journal of Solid State Circuits, vol. 24 No. 3, pp. 763-770 (June 1982)

EXAMINER Tow T. Ninker	DATE CONSIDERED 05/16/00
EXAMINER: Initial citation if reference was considered. Draw line Include copy of this form with next communication so applicant.	through citation if rea in conformance to MPEP 609 end not considered.

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT
BY APPLICANT

ATTY. DOCKET NO. SERIAL NUMBER OP492,982

APPLICANT(S)

FARMWALD ET AL.

FILING DATE
JANUARY 27, 2000

GROUP ART UNIT

U.S. PATENT DOCUMENTS SUB CLASS FILING DOCUMENT DATE EXAMINER CLASS NUMBER INITIALS 04/24/84 4,445,204 365 194 TNI Physiopher et al. 4,821,225 04/11/89 365 230.03 11/21/8 4,882,712 365 206 Yaran uchi et al 4,951,251 08/21/ 365 189.02 753343 4,928,265 365 168-01 Fung et al. 5,107,465 04/21/92 365 230.7 5.206,833 Lee 04/27/93 365 233 4,953,128 01/21/90 Kawai et al. 365 194

EXAMINER INITIAL DOCUMENT DATE COUNTRY CLASS CLASS

OTHER DOCUMENTS (Including Author, Titls, Pate, Pertinest: Pages, Etc.)

The Incernish et al., SYNCHRONOUS PACKET SWITCHING MEMORY AND US CHANNEL. HIM Tech. Disc. But., Vol. 24, No. 10, pp. 4986-4987 (Mar., 1982)

The Including The Metagers, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, vol. 18 No. 3, pp. 562-567 (Oct. 1983)

The Including The Includ

of D. M. War was to the street

EXAMINER TANT. NGO 45. DATE CONSIDERED 05/16/09

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

SERIAL NUMBER 09/492,982 ATTY, DOCKET NO. P043D2C3C PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE APPLICANT(S) FARMWALD ET AL. INFORMATION DISCLOSURE STATEMENT BY APPLICANT GROUP ART UNIT FILING DATE
JANUARY 27, 2000 U.S. PATENT DOCUMENTS SUB CLASS NAME DOCUMENT DATE EXAMINER CLASS NUMBER. 5,140,688 INITIALS 08/18/92 White et al. 345 550 727 N 0 5 5000 Mediand 03/21/5 5.018.111 365 233 03/29/ 4,734,880 105 74. 4,183,09 01/02/20 MI & TRADER c89.c2 365 12/04/90 Zaiki 4,973,872 365 49 05/14/91 5,016,226 365 233 5,109,498 04/28/92 Kamiya ci si. 375 425 てんり FOREIGN PATENT DOCUMENTS PLANELATION MED INJ EXAMINER INITIAL DOCUMENT NUMBEF: CLASS COUNTRY O'THER DOCUMENTS (lactoding Author, Title, Date, Pertinent Pages, Etc.)
Synchronous static ram", Electronics and Wireless World, vol.93, ao.1622, pp. 1243-4 (Dec. 87)

K. Nogami et. al., "A 9-ns Hff-1/elby 32-khyte Coche Macro for High-Speed RESC", HEIE Austral of Solid State Circuits, vol. 25 No. 1, pp. 100-101 [Feb. 1990]

F. Towler et. al., "A 128k 6.5ns Access? 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits

M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference

DATE CONSIDERED

05/16/00

TNT

TAT

TNI

TNT TNT

TNT

EXAMINER

Conference, (Feb. 1989)

chide copy of this form with next communication to applicar

NOVEN

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in confe

OFFISH FROM THE

Sheet 4 of 5

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

PHOSPHORMATION DISCLOSURE STATEMENT
BY APPLICANT

ATTY. DOCKET NO. SERIAL NUMBER 09492,922

APPLICANT(S)

FARMWALD ET AL.

FILING DATE
JANUARY 27, 2000

GROUP ART UNIT

			U.S. P/	TENT DOCUMENTS			
EXAM INIT		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILINO DATE
7~		4,807,189	02/21/89	Pinkham et al.	365	189.05	
-	=	4,092,665)	03/30/70	Servin	341	63	
700	-	4,799,19!	01/17/19	E JC Calculi et al.	365	230.08	
10		3,142,637	& Garago	1 2000 Harrin et al.	345	425	
4-1		5,148,523			345	519	
		4,954,987	09/04/90	Nekano et al.	365	189.02	
1		4,675,850	06/23/87	Nakano et al.	365	230.01	
		4,788,667	05/23/90	Higuchi	365	(93	
		4,937,734	06/26/90	Bechtolshaim	711	202	
		4,680,738	07/14/87	Tam	365	239	
		4,845,664	07/04/89	Alcheimann, Jr. et al.	364	900	
74	,	4,920,483	04/24/90	Pogue et al.	364	200	

EXAMINER DOCUMENT NUMBER DATE COUNTRY CLASS CLASS TO THE TOTAL NUMBER DATE COUNTRY

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

D. Wendell et. al. "A J.Sns. 2Kay Self Timed SRAM", 1990 IEEE Symposium on VLSI Circuits (Feb 1990)

Mr. Bassectes, "A Programmable NMOS BRAM Controller for Microcomputer Systems with Dust-Fort Memory and Error Checking and Correction", IEEE Journal of Solid State Circuits, 16 No. 2, pp. 164-172 (Apr. 1921)

R. Schmidt, "A memory Control Chip for Formating Data into Blocks Suitable for Video Applications", IEEE Transactions on Circuits and Systems, vol. 36, No. 10 (Oct. 1939)

D. K. Morgan "The CVAX CMCTL - A CMUS Memory Controller Chip", Digital Technical Journal, No. 7 (Aug. 1928)

TNT

T.C. Poon et. al., "A CMUS DRAM-Controller Chip Implementation", IEEE Journal of Solid State Circuits, vol. 22 No. 3, pp. 491-494 (Jame 1937)

K. Numata et. al. "New Nibbled-Page Architecture for High Denaity DRAM's", IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 903-904 (Aug. 1939)

TMT

E.H. Frank "The SDUS: Sun's High Performance System Bas for RISC Wardstations" Sun Microsystems Inc. 1990

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with rext communication to applicant.

•	IN THE UNI.	STATES PATENT AN (P0043D2C3C		ARK OFFICE	
in re Appli	cation of:		") ·	•	
	FARMWALD ET AL	OIFE &	)		
Sertal No:	09/492.982	HAR 0 2 2000	) E	Art Unit:	
<b>361101140.</b>		- Transfer	• •		
Filed:	JANUARY 27, 2000	THAO PANTE	}	Examiner:	
Title:	INTEGRATED CIRCUIT I/O U	SING A HIGH	į	•	
	PERFORMANCE INTERFACE		,		
Dear Sin	on, D.C. 2023! With respect to the above-lder	itified application, tran	smitted her	ewith is an <u>INFORMATION DIS</u>	CLOSURI
STATEME Fees:		nent under 37 CFR §1.97(t	o)		\$0
STATEME Fees:	NI.	nent under 37 CFR §1.97(t	o) ·	TOTAL FEE DUE:	

[] Please charge my Deposit Account No. <u>50-0998</u> in the amount of <u>5.240.00</u> to cover the above fees. A duplicate copy of this sheet is enclosed.

[XX] The Commissioner is hereby authorized to charge any additional fees which may be required or credit any overpayment to Deposit Account No. 50-0998. A duplicate copy of this sheet is enclosed.

Date: February 28, 2000

Neil A Steinberg Registration No. 34,735 650-944-7772

RECEIVED

APR 0 3 2000

TECHNOLOGY CENTER 2800

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD, ET AL.

Serial No.: 09/492,382

Flled:

**JANUARY 27, 2000** 

Title:

INTEGRATED CIRCUIT I/O USING A HIGH PERFORMANCE INTERFACE

RECEIVED

APR 0 3 2000

**TECHNOLOGY CENTER 2800** 

**Assistant Commissioner for Patents** Washington, DC 20231.

### Certificate of Mailing Under 37 CFR 1.8

I hereby certify that the attached 1) Transmittal of Information Disclosure Statement (1 page and 1 copy thereof), and 2) Information Disclosure Statement . (6 pages and documents cited In IDS) is/are being deposited with the United States Postal Service with sufficient postage as first class U.S. mail in an envelope addressed

Assistant Commissioner for Patents Washington, D.C. 20231

on February 28, 2000.

Michiko Sites

(Signature)

(Print Name of Person Signing Certificate)



# UNITED STATES DEPARTMENT OF COMMERCE Petent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED	INVENTOR		АПО	FINEY DOCKET N	0.
09/492.982	01/27/00	FARMWALD	. =:	M	P043	D2C3C .	
_		MMC1/0519	_		EXA	AINER	
Neil A Stein	bera Esa	ranci, 0013	·	NGUYE	N.T		
Rambus Inc	<b>0</b> 11			ART	UNIT	PAPER NUMB	ER 4
2465 Latham Mountain Vie				2818	_		7
		·		DATE MA	ULED: 05/	19/00	

Please find below and/or attached an Office communication concerning this application or

•		
	Application No. 19/492, 982	Applicant(a) FARMWALD etcl.
Office Action Summary	Examiner	NEUSEN 2818
	IAN 1.1	VG-0450   2818
—The MAILING DATE of this communication appe	ars on the cover shee	t beneath the correspondence address—
Period for Reply	-3 -	
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET OF THIS COMMUNICATION.		MONTH(S) FROM THE MAILING DATE
- Extensions of time may be evaluable under the provisions of 37 CFF from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a if NO period for reply is specified above, such period shall by defau.  - Failure to reply within the set or extended period for reply with, by starting the set of extended period for reply within the set or extended period for reply with, by starting the set of extended period for reply with, by starting the set of extended period for reply with the set or extended period for reply and the set or extended period for reply with the set or extended period for reply and the set or extended period for reply and the set or reply with the set or reply	reply within the statutory mi	nimum of thirty (30) days will be considered timely.
Status		
Responsive to communication(a) filed on	7/02	·
☐ This action is FINAL.	· ·	
Since this application is in condition for allowance exce accordance with the practice under Ex parte Quayle, 19	pt for formal matters, pr 935 C.D. 1 1; 453 O.G.	resecution as to the merits is closed in 213.
Disposition of Claims		•
E Claim(e) 151-175	·	is/are pending in the application.
Of the above claim(s) (-150	<del></del>	ls/are withdrawn from consideration.
☐ Claim(s)		is/are allowed.
□ Claim(s)		is/are rejected.
☐ Claim(s)		is/are objected to.
☐ Claim(s)		are subject to restriction or election
Application Papers Table		requirement.
D See the attached Notice of Draftsperson's Patent Draw	ing Review, PTO-948.	
The proposed drawing correction, filed on et/27/c		_ ··
☐ The drawing(a) filed on is/are objection	ected to by the Examina	r.
☐ The specification is objected to by the Examiner.		
☐ The eath or declaration is objected to by the Examiner.		
Priority under 35 U.S.C. § 119 (a)-(d)		
Acknowledgment is made of a claim for foreign priority	under 35 U.S.C. § 11 9	(a)-(d).
☐ All ☐ Some* ☐ None of the CERTIFIED copies of the C	of the priority documents	s have been
received in Application No. (Series Code/Serial Num	iber)	
D received in this national stage application from the in	nternational Bureau (PC	T Rulo 1 7.2(a)).
*Certified copies not received:	<del></del>	· · · · · · · · · · · · · · · · · · ·
· ·		
Attachment(s)		
Attachment(s)  Sinformation Disclosure Statement(s), PTO-1449, Paper	No(s)	☐ Interview Summary, PTO-413
Attachment(s)  © Information Disclosure Statemant(s), PTO-1449, Paper  El Notice of Reference(s) Cited, PTO-892		☐ Interview Summary, PTO-413 ☐ Notice of Informal Patent Application, PTO-152
Information Disclosure Statement(s), PTO-1449, Paper	-	
© Information Disclosure Statemant(6), PTO-1449, Paper  B Notice of Reference(a) Cited, PTO-892  □ Notice of Draftsperson's Patent Drawing Review, PTO-	-	Notice of Informal Patent Application, PTO-152

Application/Control Number: 09/492,982

Page 2

Art Unit: 2818

The Preliminary amendment filed by Applicants on January 27, 2000 has been received.

- The Information Disclosure Statement submitted on March 2, 2000 has been received and fully considered.
- 3. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See In re Goodman. 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993). In re Longi. 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ormun, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Logel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and. In re Therington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.3210 may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3,73(b).

4. Claims 15:-156-159-160: 161-167, 171-175 are rejected under the judicially created doctrine of double patenting over claims 2-5, 13, 20-23, 29 of U. S. Patent No. 6,034,910 since the claims, if allowed, would improperly extend the "right to exclude" already granted in the patent.

The subject matter claimed in the instant application is fully disclosed in the patent and is covered by the patent since the patent and the application are claiming common subject matter, as follows:

Claims 2-5, 13, 20-23, 29 of U.S. Patent No 6,034,918 recite first block size information and second block size information which define a first and second, amount of data to be input by

Art Unit: 2818

the memory device in response to a first and second write request, the first block size information and the first write request are included in a same request packet.

Furthermore, there is no apparent reason why applicant was prevented from presenting claims corresponding to those of the instant application during prosecution of the application which matured into a patent. See *In re Schnetter*, 397 F.2d 350, 158 USPQ 210 (CCPA 1968). See also MPEP § 804.

5. Claims 157-158, 168-170 are rejected under the judicially created doctrine of obviousnesstype double patenting as being unpatentable over claims 16-17 and 33 of U.S. Patent No.
6,034,918. Although the conflicting claims are not identical, they are not patentably distinct from
each other because claims 157-158 and 168-170 of the present application claiming step of
generating internal clock signal using delay locked loop and an external clock signal for an input
operation, white claims 16-17 and 33 of U.S. Patent No. 6,034,918 claim step of generating an
internal clock signal for an output operation.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the method of controlling the memory device of U.S. Patent No. 6,034,918 by generating the internal clock signal for both input and output operations.

The rationale is as follow: A person of ordinary skill in the art would have been motivated to use the same components to generate internal clock signal for both input and output operation to simplify the circuitry of the memory device.

Application/Control Number: 09/492,982

Page 4

Art Unit: 2818

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tan T. Nguyen whose telephone number is (703) 308-1298. The examiner can normally be reached on Monday to Friday from 08:00 AM to 04:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. David C. Nelins, can be reached on (703) 308-4910. The fax phone number for the organization where this application or proceeding is assigned is (703) 308-7724.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Tan T. Nguyen

rima y Examiner Art Unit 2818 May 17, 2000

T.N 05/17/2000

_	Notice of Refer	onces Cited	Application 09/492	No. Applican	FARMU		stal
_	Notice of Palett		TAN	T. NEUTE	OF 2818	Page	1 8 06
_			U.S. PATENT DOCUM				<u>ۋۇنى</u>
1	DOCUMENT NO.	DATE		NAME		CLASS	SUBCLASS
1^	6,034,918	03/00	FARMUNIO	et al.		365	233
8	<u> </u>				<del></del>		
c			<del></del>			<del> </del>	<del></del>
D E					<del></del>	<del> </del>	
-  -	<del></del>			<del></del>		<del> </del>	-
a		· · · · · · · · · · · · · · · · · · ·					. ;
Н					· ·		+ 5
Ŀ				·			
1,				_			
K							
L				·			· .
M	L						·
	DOCUMENT NO.		FOREIGN PATENT DOC	T			
2	DOCUMENT NO.	DATE	COUNTRY	NA.	WE	CLASS	SUBCLASS
0				<del> </del>			
P					. <u> </u>		
٥							
R							
s				<del> </del>			- 5
T							. ,
			NON-PATENT DOCUM	ENTS			:
Ц	00	CUMENT (Includin	g Author, Title, Source, an	d Pertinent Pages)			DATE
U							
V		<del></del>			<del></del>	+	<del></del>
w	···	<del></del>				+	الخانية
1		·		<del></del>			
						1	1

V8.020.197-02014001

Form PTO 948 (Rev. 8-98)

ATTACHMENT TO PAPER NO.

U.S. DEPARTMENT OF COMMERCE - Patent and Trademark Office

Application No. 9/492982

# NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW

	it:
	8. ARRANGEMENT OF VIEWS, 37 CFR (.SI(I)
TRAWINGS. '37 CFR 1.84(a): Acceptable categories of drawings:	Words do not appear on a borizontal, infl-to-right fashion-
Back Jink. Colors 1 partivities 15 11 et 11 14	when page is either apright or turned so that the top
Color diswings are not acceptable and person is granue.	becomes the right side, except for graphs. Fig(s)
Color drawings are not acceptable until petition is granted.  Fig(s)	9 SCALE 37 CFR 1.84(k)
i. Pencil and non place member permanent righty	. South and been grouph to show mechanism without
HOTOGRAPHS. 37 CFR 1.84 (D)	crowding when drawing is reduced in size to two-thirds in
1 full-tone set is required. Fig(s)	reproduction.
Photographs not properly mounted (must use brystol board or	Fiefs)
photographic double-weight paper). Fig(s)	10. CHARACTER OF LINES, NUMBERS, & LETTERS.
Poor quality (half-tone). Fig(s)	37 CFR 1.84(I)
TYPE OF PAPER. 37 CFR 1.84(e)	Lines, mumbers & letters not uniformly thick and mysli . 1.77 A
Paper noj flexible, strong white; and durable.	defined, clean, durable, and black (poor line quality).
Pig(a) - Crasules, alterations, overfurnings, intertineations,	Field
Example Sustanting Overwritings Interincentings	11. SHADING. 37 CFR 1.84(m) 27
tolds, copy machine marks not accepted. Fig(s)	Solid black areas pelo, Fig(s)
Myler, velum paper is not acceptable (too thin).	Solid black shading not permitted. Fig(s)
Fig(s)	Shorte lines, eals, rough and blurred: Fig(8)
SIZE OF PAPER. 37 CFR 1.84(f): Acceptable sizes:	12 NUMBERS, LETTERS, & REFERENCE CHARACTERS.
21.0 cm by 29.7 cm (DIN size A4)	
21.6 cm by 27.9 cm (8 1/2 x 11 inches)	Numbers and reference characters not plain and legible. 11.2
All drawing sheets not the seine size.	Fig(s)
Sheet(s)	Figure legends are poor. Fig(s)
Drawings sheets not an acceptable size. Fig(s)	Numbers and reference characters not oriented in the
MARGINS. 37 CFR 1.84(g): Acceptable margins:	same direction as the view, 37 CFR .1.84(p)(1)
Top 2.5 cm Left 2.5 cm Right 1.5 cm Routem 1.0 cm	Fig(1)
SIZE: A4 Star	English alphabel not used. 37 CFR 1.84(p)(2)
The 15 cm Lett 23 cm Right 15 cm Hottom 10 gar.	Ptp
SIZE 81/2/11 2 U. L. 88.19	Humbers, letters and reference characters must be at least
Margina noi ecceptible. [Fig.6]	32 cm (1/8 inch) in height. 37 CPR 1-84(p)(3)
Top (T)	Fig(s)
Right (R) Bottom (B)	13. LEAD LINES, 37 CPR 1.84(q)
VIEWS, 37 CFR 1,84(h)	Lead lines cross each other. Fig(s)
REMINDER: Specification may require revision to	Lead lines missing. Fig(s)
correspond to drawing changes.	14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.84(I)
Partial views. 37 CFR 1.84(b)(2)	Sheets not numbered cornecutively, and in Arable numerals
Brackets needed to show figure as one entity.	beginning with number 1. Sheet(s)
Fig(s)	15. NUMBERING OF VIEWS. 37 CFR 1.84(a)
Views not labeled separately or properly.	Views not numbered consecutively, and in Arabic numerals,
Fig(s)	beginning with number 1. Fig(s)
Enlarged when not labeled separately or properly.	16. CORRECTIONS. 37 CFR 1.84(=)
Fig(s)	Corrections not made from prior PTO-948
SECTIONAL VIEWS. 37 CPR 1.84(1)(3)	17. DESIGN DRAWINGS. 37 CFR 1.132
Hatching not indicated for sectional portions of an object.	Surface shading shown not appropriate. Fig(s)
Pig(s)	Solid black shading not used for color contrast.
Sectional designation should be noted with Arabic or	Fig(s)
Roman numbers. Fig(s)	F(\$(*)
· · ·	
01/14/2020	
OMMENTS	٠,
	•
	•
	•
•	
•	•
	•
· .	• •
	•
	1 V
	0 = (=0 = 0
1.1( 2)	INCIA NASSACA

In the

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

Application of:

FARMWALD et al.

No: 09/492,982

Title

JANUARY 27. 2000

METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH 5/2/was or

Group Art Unit: 2818

Before Examiner: T. Nguyen

Assistant Commissioner for Patents Washington, DC 20231

RECEIVED

INFORMATION DISCLOSURE STATEMENT

JUN U 0 2000

Dear Sir:

٠٠٠ - ١٠٠٠

TECHNOLOGY CENTER 2800

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, submitted herewith is a modified Form PTO-1449, including a copy of all of the documents listed therein. In accordance with 27 C.F.R. \$1.97(c), the fee set forth in 37 C.F.R. \$1.17(p) accompanies this statement.

Several of the documents listed in the PTO-1449 have been recently identified by a respondent in a pending ITC investigation, namely in re U.S. International Trade Commission Investigation No. 337-TA-431, Rambus Inc. vs Hitachi Ltd. et al. as prior art against the inventions claimed in the parent patent (i.e., U.S. Patent 6,034,918) of the instant application. An explicit reference to these documents is made in paragraph 17 on page 28, as well as in Exhibit A, of the

06/07/2000 EDUCHE 00000023 500998 09492982 03 FC:126 240.00 CH

Page -1-

RESPONSE OF HITACHI LTD. TO THE COMPLAINT AND NOTICE OF INVESTIGATION (hereinafter the "RESPONSE"). A copy of the RESPONSE is also submitted herewith.

It is respectfully requested that the Examiner make his consideration of these references formally of record with the next Office Action.

Respectfully submitted,

Date: June 2, 2000

Neil A. Steinberg Reg. No. 34,735 650-944-7772

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

OIPE STAN

Application of:

FARMWALD et al.

No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Group

Art Unit: 2818

Before

Examiner: T. Nguyen

Assistant Commissioner for Patents Washington, DC 20231

#### INFORMATION DISCLOSURE STATEMENT

Dear Sir:

TO A TO ENGLISH THE AND THE SECOND

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, submitted herewith is a modified Form PTO-1449, including a copy of all of the documents listed therein. In accordance with 37 C.F.R. \$1.97(c), the fee set forth in 37 C.F.R. \$1.17(p) accompanies this statement.

Several of the documents listed in the PTO-1449 have been recently identified by a respondent in a pending ITC investigation, namely in re U.S. International Trade Commission Investigation No. 337-TA-431.

Rambus Inc. vs Hitachi Ltd., et al., as prior art against the inventions claimed in the parent patent (i.e., U.S. Patent 6,034,918) of the instant application. An explicit reference to these documents is made in paragraph 17 on page 28, as well as in Exhibit A, of the

Page -1-

RESPONSE OF HITACHI LTD. TO THE COMPLAINT AND NOTICE OF INVESTIGATION (hereinafter the "RESPONSE"). A copy of the RESPONSE is also submitted herewith.

It is respectfully requested that the Examiner make his consideration of these references formally of record with the next Office Action.

Respectfully submitted,

Date: June 2, 2000

Neil A. Steinberg Reg. No. 34,735 650-944-7772 PTO-1449 (Modified)

U.S. DEPARTMENT OF I:OMMERCE
PATENT AND TRADEMARK OFFICE

U.S. DEPARTMENT OF I:OMMERCE
PATENT AND TRADEMARK OFFICE

APPLICANT(S)

FARMWALD ET AL.

FILING DATE
JANUARY 27, 2000

GROUP ART UNIT
JANUARY 27, 2000

JULY PATENT DOCUMENTS

7		U.S				
DESAMINER	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING
TNI	4,330,852	May 18, 1982	Redwine et al.	365	221	
	4,703,418	Oct. 27, 1987	James	364	200	
	4,726,021	Feb. 16, 1988	Horiguchi et al.	371	38	
757	4,870,562	Sept. 26, 1989	Kimoto et al.	364	200	

		FORE	GN PATENT DOCUMENT	s			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	The STATION Trans	
TN:	S56-82961	July 7, 1981	Japan			YES	
}	557-14922	Jan. 26, 1982	Japan			YES	
	Sho 60-80193	Mey 8, 1983	Japan			YES	
	Sho 60-55459	Mar. 30, 1985	Japan			YES	٠.
	561-72350	April 14, 1986	Japan			YES	
	S63-142445	June 14, 1988	Japan			YES	
T T	B63-46864	Sept. 19, 1988	Japan			YES	
7~7	S64-29951	Jan. 31, 1989	Japan			YES	

	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)					
705	Watanabe, T.; "Residen XIX: High Density SRAMS", ISEE International Solid State Circuits Conference pp. 266-267 (1987)					
7~5	Ohna, C.; "Self-Fimed RAM: STRAM"; Fejinsu Sci. TechJ., 24, 4, pp 293-300 (Dec. 1988)					
TNT	"Fast Packet Bu: for Microprocessor Systems with Caches", IBM Technical Disclosure Bulletin, pp 279-282 (Jan 1989)					
70.	Gustevson, D. "Scalable Coherent Interface"; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb 27-Mar 3, 1989)					
7~1	James, D.; "Scalable VO Architecture for Busses"; IEEE, pp. 539-544 (April 1989)					

EXAMINER TAN T. NGUYEN	DATE CONSIDERED	07/31/00			
EXAMINER: Initial citation if reference was considered. On white through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.					

07/31/00

DATE CONSIDERED

EXAMINER: Initial citation if n:ference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

	PTO-1449 (Modified)  U.S. DEPARTMENT OF COMMERCE. PATENT AND TRADEMARK OFFICE  DE			ATTY, DOCKET NO. SERIAL NUMBER PO4JD2C3C SERIAL NUMBER 00/492,982			
				APPLICANT(S) FARMWALD ET AL			
(0)	INTERPLATION DISCLOSURE STATEMENT BY APPLICANT		FILING DATE JANUARY 27, 2000	GROUP ART UNIT 2818			
B 20.				U.S. PATENT DOCUMENTS			
ASCA	INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	TNE	4,205,373	May 27, 1980	Shah et al.	.710	128	
	TNI	4,845,670	Jul. 4, 1989	Nishimoto et al.	365	78	
	1	4,509,142	Apr. 2, 1985	Childers	261	200	
		4,183,095	Jan. 2, 1920	Ward	365	189.02	
	TNI	4,685,028	Aug. 4, 1987	lanucci	365	194	
				OREIGN PATENT DOCUMENTS			
	EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TIANDLATION VILLED
			DATE April 28, 1987	COUNTRY	CLASS		TUNGLATION VEMPO
	INITIAL	NUMBER 0 246 767 0 334 552		<del></del>	CLASS		YEARD .
	TAT	NUMBER 0 246 767	April 28, 1987	EPO	CLASS		TAMELATION YEARS
	INITIAL TAF TAF TAF TAF	NUMBER 0 246 767 0 334 552 0 276 871	April 28, 1987 Mar. 16, 1989 Jan. 29, 1988 HER DOCUMEN	EPO EPO EPO TS (Including Author, Title, Date, Pertir		CLASS	TLANGLATION YEARS
	TAF	NUMBER 0 246 767 0 334 552 0 276 871	April 28, 1987 Mar. 16, 1989 Jan. 29, 1988 HER DOCUMEN	EPO EPO EPO		CLASS	TLANGE ATOM YEARD
	INITIAL TAF TAF TAF TAF	NUMBER 0 246 767 0 334 552 0 276 871  OTT  European Search Repo	April 28, 1987 Mar. 16, 1989 Jan. 29, 1988 HER DOCUMEN of for EPO Patent A	EPO EPO EPO TS (Including Author, Title, Date, Pertir Application No. 00 101 1832 Application No. 89 JO 2613	Dent Pages. E	CLASS (tr.)	YEAR
	TWF TWF TWF	NUMBER 0 246 767 0 334 552 0 276 871  OTT  European Search Repo  European Search Repo 2. Amital, "New System	April 28, 1987 Mar. 16, 1989 Jan. 29, 1988 HER DOCUMEN or for EPO Patent A or for EPO Patent A or Architectures for	EPO EPO EPO EPO TS (Including Author, Title, Date, Pertir	pest Pages. E	CLASS (tr.)	YEAR
	TAT TAT TAT TAT TAT TAT	NUMBER 0 246 767 0 334 552 0 276 871  OTI European Search Repor	April 28, 1987 Mar. 16, 1989 Jan. 29, 1988 HER DOCUMEN of for EPO Patent A on for EPO Patent A on Architectures for powring on the CO or DRAM Controlle	EPO EPO EPO EPO TS (Including Author, Title, Date, Pertir Application No. 09 101 1832 Application No. 89 30 2613 F DRAM Contact and Error Correction", M MC Conference Recording 113274/91-7, (at 5)	ionalithic Mer	cte.)	Vision
٠	NMMAL   TAF   TA	NUMBER 0 246 767 0 334 552 0 276 871  OTTI European Search Repo 2. Amitol, "New System Mini/Alico Northeast: 5 N. Siddique, "1100-MH. H. Kurtyazna et al., "A Digest Of Technical Pa	April 28, 1987 Mar. 16, 1989 Jan. 29, 1988 HER DOCUMEN or for EPO Patent A m Architectures for covering on the O' to DRAM Controll the A-Main CMOS SR pers, pp. 51-52, (h)	EPO EPO EPO EPO EPO TS (Including Author, Title, Date, Pertir Application No. 00 101 1832 Application No. 89 30 2613  F DRAM Control and Error Correction*, M. M. Conference Recording +1+32,*431-5, ()  T Sparts Multiprocessor Designa*, Electron AM WITH 8-NS SERIAL ACCESS TIME and 1990)	orent Pages. E	ctass  te.)  mories inc., E  p. 132-141, (s  posium On V	ilectro/87 and
	NMMAL   TAF   TA	NUMBER 0 246 767 0 334 552 0 276 871  OTT European Search Repo European Search Repo Z. Amital, "New System Minu/Mico Nombeast: 5 N. Siddique, "11th-MH H. Kurtyama et al.," A Digest Of Technical Pa J. Chum et al.," A 1-2ns Digest pp. 83-85, (Now	April 28, 1987 Mar. 16, 1989 Jan. 29, 1988 HER DOCUMEN or for EPO Patent of m Architectures for postring on the CI  4-Moir CMOS SR pers. pp. 51-52, (7) Gava 44, Read Or. 1, 1988)	EPO EPO EPO EPO EPO EPO TS (Including Author, Title, Date, Pertir Application No. 00 101 1832 Application No. 89 JO 2613 P DRAM Control and Error Correction*, M IM Conference Recording+1132*491-3. (ar Spart's Multiprocessor Designs*, Electron AM WITH 8-NS SERIAL ACCESS TIME and 1990)  Ny Memory*, IEEE Gallium Arsenide Inter	nent Pages. E conclibble Mee April 1987) inic Design, pr ", IEEE Sym grated Circuit	class  meries Inc., p. 138-141, (5 posium On V	VILNO  Clectro/87 and  Sepa 1986)  /LSI Circuits  Technical
	TWT	NUMBER 0 246 767 0 334 552 0 276 871  OTT European Search Repo European Search Repo Z. Amital, "New System Minu/Mico Nombeast: 5 N. Siddique, "11th-MH H. Kurtyama et al.," A Digest Of Technical Pa J. Chum et al.," A 1-2ns Digest pp. 83-85, (Now	April 28, 1987 Mar. 16, 1989 Jan. 29, 1988 HER POCUNIEN or for EPO Patent A or for EPO Patent A or for EPO Patent A for EPO P	EPO EPO EPO EPO EPO TS (Including Author, Title, Date, Pertin Application No. 00 101 1832  Application No. 89 30 2613  F DRAM Control and Error Correction*, M.M. Conference Recordegs +132(401-), 6  TS Spart's Multiprocessor Designs*, Electron AM WITH 8-NS SERIAL ACCESS TIME into 1990)  Ny Memory*, IEEE Gallium Arsenide Inter SELF-TIMED GRAS RAM*, IEEE Gallium SELF-TIMED GRAS RAM*, IEEE Gallium	nent Pages. E conclibble Mee April 1987) inic Design, pr ", IEEE Sym grated Circuit	class  meries Inc., p. 138-141, (5 posium On V	VILNO  Clectro/87 and  Sepa 1986)  /LSI Circuits  Technical

EXAMINER TAN T. NEVYEN

## UNITED STATES INTERNATIONAL TRADE COMMISSION WASHINGTON, D.C.

Before The Honorable Debra Morriss Administrative Law Judge

In the Matter of:	)	
	í	Investigation No. 337-TA- 431
CERTAIN SYNCHRONOUS DYNAMIC	j	
RANDOM ACCESS MEMORY DEVICES.	)	
MICROPROCESSORS, AND PRODUCTS	)	
CONTAINING SAME	)	
•	)	

RESPONSE OF HITACHI, LTD. TO THE COMPLAINT AND NOTICE OF INVESTIGATION

Jerold S. Solovy Donald R. Harris Ronald L. Wanke Barbara S. Steiner JENNER & BLOCK One IBM Plaza Chicago, Illinois 60611 (312) 222-9350 Alan H. MacPherson Edward C. Kwok Bryan K. Anderson SKJERVEN, MORRILL, MACPHERSON, FRANKLIN & FRIEL LLP 25 Metro Drive, Suite 700 San Jose, California 95110 (408) 453-9200

Donna M. Tanguay Mark G. Davis McDERMOTT, WILL & EMERY 600 13th Street, N.W. Washington, D.C. 20005 (202) 756-8000

## RESPONSE TO THE COMPLAINT

Respondent Hitachi, Ltd. ("Hitachi") submits its Response to the Complaint, the letters amending the Complaint and the Notice of Investigation as follows.

Hitachi states that it has not yet had sufficient time and opportunity to collect and review all of the information that may be relevant to the matters raised herein and furthermore that discovery of Complainant and third parties has only just begun. Accordingly, Hitachi reserves the right to take further positions and raise additional defenses subsequent to the filing of this Response.

#### L INTRODUCTION

- 1.1. Hitachi admits that Rambus Inc. ("Rambus") has requested the U.S. International Trade Commission to commence an investigation pursuant to section 337 of the Tariff Act of 1930, 19 U.S.C. § 1337 (a)(1)(B)(i), and that Rambus has requested remedies under the statute. Hitachi denies any unlawful conduct, and denies that either the action or any remedy is warranted. Except as expressly admitted herein, the allegations contained in paragraph 1.1 are denied.
  - 1.2. Hitachi denies the allegations contained in paragraph 1.2.
- 1.3. Paragraph 1.3 was amended by Rambus' letter of April 4, 2000 and Hitachi's answer is to the paragraph as amended. Hitachi admits the allegations contained in the first sentence of paragraph 1.3. Hitachi admits that the '918 and '195 patents identify Rambus as "assignee." Hitachi lacks sufficient information to form a belief as to the truth or falsity of paragraph 1.3's allegation that Rambus "owns by assignment the entire right, title and interest in and to these

patents," and therefore denies those allegations. Hitachi admits that Exhibits 3 and 4 contain certified copies of recorded assignments of an application filed April 18, 1990 for "Integrated Circuit I/O Using a High Performance Bus Interface." Hitachi states that the legal effect of such assignments on the '918 and '195 patents is a matter of law for the Commission. Except as expressly admitted herein, the allegations contained in paragraph 1.3 are denied.

- 1.4. Hitachi denies the allegations contained in paragraph 1.4.
- 1.5. Hitachi admits that Rambus seeks the relief described in paragraph 1.5, but denies that such relief is warranted. Hitachi denies the remaining allegations of paragraph 1.5.

## II. COMPLAINANT

- 2.1. On information and belief, Hitachi admits the allegations contained in paragraph 2.1.
- 2.2. Hitachi admits the allegations contained in the first sentence of paragraph 2.2. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in the second and third sentences of paragraph 2.2, and therefore denies those allegations. Hitachi denies the allegations contained in the fourth sentence of paragraph 2.2.
- 2.3. Hitachi admits that attached as Exhibit 5 is a document that purports to be Rambus' annual report for 1999.

### III. PROPOSED RESPONDENTS

- 3.1. Hitachi admits the allegations contained in the first sentence of paragraph 3.1. Hitachi admits that it is in the business of manufacturing and selling semiconductor devices, including SDRAMs and microprocessors, including products bearing the numbers identified in paragraphs 4.2 and 4.3 of the Complaint. Hitachi further admits that it sells SDRAMs and microprocessors for importation into the United States. Hitachi admits that it sells certain SH-4 microprocessors to Sega Enterprises, Ltd. for incorporation into Sega's Dreamcast video game consoles. Except as expressly admitted herein, the allegations contained in paragraph 3.1 are denied.
- 3.2. Hitachi admits the allegations contained in the first sentence of paragraph 3.2; and admits that Hitachi Semiconductor (America) Inc. ("HSA") is a subsidiary of Hitachi America, Ltd. and is in the business of importing into and selling in the United States Hitachi SDRAM devices and microprocessors. Hitachi denies the allegations contained in the third sentence of paragraph 3.2. Except as expressly admitted herein, the allegations contained in paragraph 3.2 are denied.
- 3.3. Hitachi admits that Rambus and Hitachi, Ltd. entered into a semiconductor technology license agreement on October 30, 1992, and certain amendments and addenda thereto, including a royalty agreement, dated February 8, 1995, June 28, 1996, April 27, 1998, June 1, 1998 and November 12,

<sup>1/</sup> Hitachi denies the allegations contained in the first and second sentences of footnote 1. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in the third sentence of footnote 1.

1998. Hitachi admits that copies of the license agreement, its amendments, and a royalty agreement are attached as Confidential Exhibit 7, and Hitachi refers to those agreements for their complete and accurate contents. Except as expressly admitted herein, the allegations contained in paragraph 3.3 are denied.

- 3.4. Hitachi admits that Sega Enterprises, Ltd. is a Japanese corporation; admits that Sega Enterprises, Ltd. manufactures and sells "Dreamcast" video game consoles; and admits that Dreamcast video game consoles contain Hitachi SH-4 microprocessors. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the remaining allegations contained in paragraph 3.4, and therefore denies those allegations.
- 3.5. On information and belief, Hitachi admits that Sega of America is a California corporation. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in paragraph 3.5, and therefore denies those allegations.

#### IV. THE PRODUCTS AT ISSUE

4.1. Hitachi admits that the Notice of Investigation specifies that the investigation concerns "certain synchronous dynamic random access memory devices, microprocessors, or products containing the same," without information sufficient to form a belief as to the identity of each specific product accused of infringing each specific asserted claim, as well as Complainant's asserted construction of each allegedly infringed claim element, and therefore Hitachi denies those allegations. Except as expressly admitted herein, the allegations contained in paragraph 4.1 are denied.

- 4.2. Hitachi admits that this paragraph purports to give a general description of an SDRAM but denies that it is a complete description or definition, and reserves the right to more fully describe and define an SDRAM. Hitachi admits that Rambus has asserted the listed products are accused but denies that any of the listed products infringe the asserted patents. Hitachi denies that it produces products with the numbers HB54A329 and HB54A649. Except as expressly admitted herein, the allegations contained in paragraph 4.2 are denied.
- 4.3. Hitachi admits that this paragraph purports to give a general description of a microprocessor but denies that it is a complete description or definition, and reserves the right to more fully describe and define a microprocessor. Hitachi denies the allegations contained in the third and fourth sentences of paragraph 4.3. Except as expressly admitted herein, the allegations contained in paragraph 4.3 are denied.
- 4.4. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in the first sentence of paragraph 4.4, and therefore denies those allegations. Hitachi admits the allegations contained in the second sentence of paragraph 4.4, and further admits that the HSA website mentions the Sega Dreamcast console. Except as expressly admitted herein, the allegations contained in paragraph 4.4 are denied.

#### V. THE PATENTS-IN-SUIT

#### A. The '918 Patent

- -- 1. -- Identification of the Patent and Ownership by Rambus
- 5.1. Hitachi admits that U.S. Patent No. 6,034,918 identifies

  Rambus as assignee, was issued on March 7, 2000, identifies Michael Farmwald

  and Mark Horowitz as inventors, and is entitled "Method of Operating a Memory

  Having a Variable Data Output Length and a Programmable Register." Except as

  expressly admitted herein, the allegations contained in paragraph 5.1 are denied.
- 5.2. On information and belief, Hitachi admits the allegations contained in paragraph 5.2.
  - 2. Non-Technical Description of the Patented Invention
- 5.3. Hitachi denies that paragraph 5.3 provides an accurate description of the contents of the '918 patent and Hitachi refers to that patent for its complete and accurate contents. Hitachi admits that this paragraph purports to give general descriptions regarding the relationship between DRAM devices and microprocessors but denies that they are complete descriptions, and reserves the right to more fully describe the relationship between DRAM devices and microprocessors. Except as expressly admitted herein, the allegations contained in paragraph 5.3 are denied.
- 5.4. Hitachi denies that paragraph 5.4 provides an accurate description of the purported invention of the '918 patent or that the purported invention of the '918 patent achieves the advantages described. Hitachi lacks

sufficient information to form a belief as to the truth or falsity of the remaining allegations contained in paragraph 5.4, and therefore denies those allegations.

- description of the contents of the '918 patent and refers to that patent for its complete and accurate contents. Hitachi denies that any Hitachi SDRAMs or microprocessors infringe claims of the '918 patent, and denies the remaining allegations contained in paragraph 5.5.
  - 3. Foreign Counterparts to the '918 Patent
- 5.6. Paragraph 5.6 was amended by Rambus' letter of April 12, 2000 and Hitachi's answer is to the paragraph as amended. Hitachi admits that Exhibits 10 and 11 are charts that purport to list each foreign patent issued that corresponds to the '918 patent and other information, but Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in Exhibits 10 and 11, or the letter of April 12, 2000 as it amends this paragraph, and therefore deries those allegations. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations; and further lacks sufficient information to form a belief as to the truth or falsity of Rambus' statement in its April 12, 2000 letter about the purported grant of a European patent, and therefore denies those allegations. Except as expressly admitted herein, the allegations contained in paragraph 5.6 are denied.

### B. The '195 Patent

- Identification of the Patent and Ownership by Rambus
- —5.7. Hitachi admits that U.S. Patent No. 6,038,195 identifies

  Rambus as assignee, was issued on March 14, 2000, identifies Michael Farmwald and Mark Horowitz as inventors, and is entitled "Synchronous Memory Device Having a Delay Time Register and Method of Operating Same." Except as expressly admitted herein, the allegations contained in paragraph 5.7 are denied.
- 5.8. On information and belief, Hitachi admits the allegations contained in paragraph 5.8.
  - 2. Non-Technical Description of the Patented Invention
- 5.9. Hitachi denies that paragraph 5.9 provides an accurate description of the '195 patent or that the purported invention of the '195 patent achieves the advantages described.
- 5.10. Hitachi denies that paragraph 5.10 provides an accurate description of the contents of the '195 patent and refers to that patent for its complete and accurate contents. Hitachi denies that any Hitachi SDRAMs or microprocessors infringe claims of the '195 patent. Hitachi admits that this paragraph purports to give general descriptions regarding memory devices, but denies that they are complete descriptions, and reserves the right to more fully describe memory devices. Except as expressly admitted herein, the allegations contained in paragraph 5.10 are denied.
- 5.11. Hitachi denies that paregraph 5.11 accurately describes the contents of the '195 patent and refers to that patent for its complete and accurate

contents. Hitachi denies that any Hitachi SDRAMs or microprocessors infringe claims of the '195 patent.

5.12. Hitachi denies that paragraph 5.12 accurately describes the contents of the '195 patent and refers to that patent for its complete and accurate contents. Hitachi denies that any Hitachi SDRAMs or microprocessors infringe claims of the '195 patent.

5.13. Paragraph 5.13 was amended by Rambus' letter of April 12, 2000 and Hitachi's answer is to the paragraph as amended. Hitachi admits that Exhibits 12 and 13 are charts that purport to list each foreign patent issued that corresponds to the '195 patent and other information, but lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in Exhibits 12 and 13 and Rambus' letter of April 12, 2000 as it amends this paragraph, and therefore denies those allegations. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in the third sentence of paragraph 5.13; and further lacks sufficient information to form a belief as to the truth or falsity of Rambus' statement in its April 12, 2000 letter about the purported grant of a European patent, and therefore denies those allegations. Except as expressly admitted herein, the allegations contained in paragraph 5.13 are denied.

# VL UNFAIR ACTS OF THE RESPONDENTS - PATENT INFRINGEMENT

- 6.1. Hitachi denies the allegations contained in paragraph 6.1.

  Hitachi further denies the allegations contained in the subject heading preceding that paragraph.
- for SDRAMs HM5264165-B60, HM5264805-B60, and HM5264405-B60.

  Hitachi admits that Exhibit 15 purports to be a claim chart demonstrating how Rambus believes claim 1 of the '195 patent applies to the HM5264165-B60, HM5264805-B60 and HM5264405-B60 SDRAMs. Hitachi denies that the claim chart shows infringement and denies Complainant's alleged claim construction, including but not limited to all factual and legal conclusions as to validity, scope, meaning, or enforceability of the alleged '195 patent claims, as alleged in Exhibit 15. Hitachi further states that the meaning and effect of the claims and any limitations of the '195 patent is a matter of law for the Commission: Except as expressly admitted herein, the allegations contained in paragraph 6.2 are denied.
- 6.3. Hitachi admits that Exhibit 16 purports to be a claim chart demonstrating how Rambus believes claim 18 of the '918 patent applies to the HM5264165-B60, HM5264805-B60 and HM5264405-B60 SDRAMs. Hitachi denies that the claim chart shows infringement and denies Complainant's alleged claim construction, including but not limited to all factual and legal conclusions as to validity, scope, meaning, or enforceability of the alleged '918 patent claims,

as alleged in Exhibit 16. Hitachi further states that the meaning and effect of the claims and any limitations of the '918 patent is a matter of law for the Commission. Except as expressly admitted herein, the allegations contained in paragraph 6.3 are denied.

- brief and portions of a Hitachi hardware manual for the SH7750 microprocessor, which is part of the SH-4 series. Hitachi admits that Exhibit 19 purports to be a claim chart demonstrating how Rambus believes claim 23 of the '195 patent applies to the SH7750 microprocessor. Hitachi denies that the claim chart shows infringement and denies Complainant's alleged claim construction, including but not limited to all factual and legal conclusions as to validity, scope, meaning, or enforceability of the alleged '195 patent claims, as alleged in Exhibit 19. Hitachi further states that the meaning and effect of the claims and any limitations of the '195 patent is a matter of law for the Commission. Except as expressly admitted herein, the allegations contained in paragraph 6.4 are denied.
- 6.5. Hitachi admits that Exhibit 20 purports to be a claim chart demonstrating how claim 1 of the '918 patent applies to the SH7750 microprocessor. Hitachi denies that the claim chart shows infringement and denies Complainant's alleged claim construction, including but not limited to all factual and legal conclusions as to validity, scope, meaning, or enforceability of the alleged '918 patent claims, as alleged in Exhibit 20. Hitachi further states that the meaning and effect of the claims and any limitations of the '918 patent is a

matter of law for the Commission. Except as expressly admitted herein, the allegations contained in paragraph 6.5 are denied.

- 6.6. Hitachi denies the allegations contained in paragraph 6.5.
- 6.7. Hitachi admits that it received a copy of the Complaint in this matter and thereby obtained knowledge of the claims asserted therein.

  Hitachi denies the remaining allegations contained in paragraph 6.7.

## VII. SPECIFIC INSTANCES OF UNFAIR IMPORTATION AND SALE

- 7.1. Hitachi admits the allegations contained in the first sentence of paragraph 7.1. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in the second sentence of paragraph 7.1, and therefore denies those allegations. Hitachi further denies that it has engaged in any acts of unfair importation and sale.
- 7.2. Hitachi admits the allegations contained in the first and second sentences of paragraph 7.2. Hitachi admits that Exhibit 26 purports to be acopy of a receipt for the purchase of a Hitachi SDRAM in the United States. Hitachi admits that Exhibit 27 is a copy of HSA's web page, and refers to that exhibit for its complete and accurate contents. Except as expressly admitted herein, the allegations contained in paragraph 7.2 are denied.
- 7.3. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in the first sentence of paragraph 7.3, and therefore denies those allegations. Hitachi admits the microprocessor in the photograph appears to bear a country of origin marking of Japan. Hitachi lacks sufficient information to form a belief as to the truth or

falsity of the remaining allegations contained in paragraph 7.3, and therefore denies those allegations.

-- --

- 7.4. Hitachi admits that Exhibit 29 purports to be a copy of a receipt for the purchase of a Dreamcast video game console in the United States. Hitachi admits that Exhibit 30 is a copy of HSA's web page and refers to that exhibit for its complete and accurate contents.
- 7.5. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in the first sentence of paragraph 7.5, and therefore denies those allegations. Hitachi admits that Exhibit 31 purports to be a copy of a receipt for the purchase of a Dreamcast video game console in the United States, and that it is dated March 19, 2000.
- 7.6. Hitachi admits that certain of the products that Rambus has accused enter the United States under Harmonized Tariff Schedule number 8542.13.80. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the remaining allegations contained in paragraph 7.6, and therefore denies those allegations.

#### VIII. LICENSES

8.1. Hitachi admits that Rambus licenses Rambus patents.

Hitachi denies Rambus' characterization of its license restrictions as "field of use" restrictions and further states that the legal effect of the license restrictions under the patent or antitrust laws is a matter of law for the Commission. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in the first, second, third and fourth sentences of paragraph 8.1; and in

particular lacks sufficient information to form a belief as to the truth or falsity of Rambus' allegations so far as they relate to the licensing of the '918 and '195 patents, and therefore denies those allegations. Hitachi admits that copies of the license agreements between Hitachi and Rambus accompany the Complaint as Confidential Exhibit 7, and Hitachi refers to those agreements for their complete and accurate contents. Except as expressly admitted herein, the allegations contained in paragraph 8.1 are denied.

#### IX. THE DOMESTIC INDUSTRY

- 9.1. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in paragraph 9.1, and therefore' denies those allegations.
- 9.2. Hitachi admits that Rambus licenses Rambus patents to companies that agree to manufacture RDRAM-compatible products. To the extent that the allegations contained in the second, third and fourth sentences of paragraph 9.2 refer to the license agreements between Hitachi and Rambus, Hitachi states that copies of the license agreements between Hitachi and Rambus accompany the Complaint as Confidential Exhibit 7, and Hitachi refers to those agreements for their complete and accurate contents. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the remaining allegations contained in paragraph 9.2, and therefore denies those allegations.
- 9.3. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in paragraph 9.3, and therefore

denies those allegations. Hitachi denies that Rambus' alleged investments constitute a domestic industry.

- 9.4. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations in paragraph 9.4, and therefore denies those allegations.
- 9.5. Hitachi admits that Confidential Exhibit 32 purports to describe Rambus' investments in promoting its technology to potential licensees and other information, but Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in Exhibit 32, and therefore denies those allegations. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the remaining allegations in paragraph 9.5, and therefore denies those allegations.
- 9.6. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations in the first sentence of paragraph 9.5, and therefore denies those allegations. Hitachi further states that copies of the license agreements between Hitachi and Rambus accompany the complaint as Confidential Exhibit 7, and Hitachi refers to those agreements for their complete and accurate contents. Hitachi admits the allegations contained in the second sentence of paragraph 9.6.
- 9.7. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations in paragraph 9.7, and therefore denies those allegations.

- 9.8. Hitachi states that the Rambus-Hitachi license agreement accompanies the Complaint as Confidential Exhibit 7, and Hitachi refers to those agreements for their complete and accurate contents. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the remaining allegations in paragraph 9.8, and therefore denies those allegations.
- 9.9. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in paragraph 9.9, and therefore denies those allegations. Hitachi denies that Rambus' alleged investments constitute a domestic industry.
- 9.10. Hitachi admits that Confidential Exhibit 32 purports to describe the number of Rambus employees specifically devoted to licensing the class of accused products under these patents, and Rambus' personnel and overhead expenses devoted to licensing the accused class of products. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in Confidential Exhibit 32, and in Paragraph 9.10, and therefore denies those allegations.
- 9.11. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations in paragraph 9.11, and therefore denies those allegations. Hitachi admits that Confidential Exhibit 32 purports to describe the number of Rambus employees that Rambus expects to devote to the licensing of the accused product throughout FY 2000 and 2001 and other information, but Hitachi lacks sufficient information to form a belief as to the truth or falsity of the

information contained in Confidential Exhibit 32, and therefore denies those allegations.

#### X. RELATED LITIGATION

April 12, 2000 and Hitachi's answer is to the paragraph as amended. Hitachi admits that Flambus has sued Hitachi Europe GmbH in Germany for infringement of a European Patent and a German utility model. Hitachi further admits that Rambus filed Complaints against Hitachi, Ltd. and HSA in the United States District Court for the District of Delaware, asserting infringement of patents that are part of the same related family of patents as the '195 and '918 patents. Hitachi states that these actions have been transferred to the Northern District of California. Hitachi further states that Rambus' claims against Hitachi in the foregoing actions are wholly without merit. Except as expressly admitted herein, the allegations contained in paragraph 10.1 are denied.

## XI. RELIEF REQUESTED

11.1 Hitachi admits that Rambus is seeking the relief requested in paragraph 11.1, but denies that any such relief is warranted.

# RESPONSE TO ALLEGATIONS CONTAINED IN RAMBUS' LETTER OF APRIL 4, 2000

The complaint has been amended by Rambus' letter of April 4, 2000, in which Rambus responded to certain inquiries by OUII concerning the complaint. Hitachi answers these allegations of the April 4, 2000 letter as follows:

- 1. Hitachi denies that Hitachi microprocessors practice any claimed methods in the '918 and '195 patents. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the remaining allegations of point 1 on page 2 of the April 4, 2000 letter, and therefore denies those allegations.
- 2. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in the first sentence of point 2 on page 2 of the April 4, 2000 letter, and therefore denies those allegations. Hitachi admits that the HSA website mentions the Sega Dreamcast video game console, admits that it markets its microprocessors for data processing, communications, industrial, transportation and consumer applications, and further admits that it markets its SDRAM devices for computer, workstation, and server applications. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the remaining allegations contained in point 2, and therefore denies those allegations.
- 3. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations concerning Rambus' licensing activities contained in point 3 on pages 2 and 3 of the April 4, 2000 letter, and therefore denies those allegations. To the extent that such allegations refer specifically to the License Agreement between Hitachi and Rambus, Hitachi admits that copies of the license agreements between Hitachi and Rambus accompany the Complaint as Exhibit 7, and Hitachi refers to those agreements for their complete and accurate contents. Hitachi denies that Rambus' alleged licensing activities constitute a domestic industry. Hitachi admits that Confidential Exhibit 32

purports to set forth Rambus' alleged investments in licensing technology other than RDRAM technology under the '918 and '195 patents. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the information set forth in Confidential Exhibit 32, and therefore denies those allegations. Except as expressly admitted herein, Hitachi denies each of the allegations of point 3 on pages 2 and 3 of the April 4, 2000 letter.

4. Hitachi lacks sufficient information to form a belief as to the truth or falsity of the allegations contained in point 4 on page 3 of the April 4, 2000 letter, and therefore denies those allegations.

Rambus' letter of April 12, 2000 amends paragraphs of the

Complaint and Hitachi has answered the allegations contained in those paragraphs
as amended by the April 12, 2000 letter. Except as expressly admitted herein,

Hitachi denies the allegations contained in Rambus' letters of April 4, 2000 and

April 12, 2000.

#### RESPONSE TO NOTICE OF INVESTIGATION

Hitachi admits that the notice of investigation names Hitachi, Ltd. and Hitachi Semiconductor (America) Inc., as respondents but denies that either has violated 19 U.S.C.§ 1337 by importing into the United States, selling for importation into the United States, or selling within the United States after importation certain synchronous dynamic random access memory devices, microprocessors, or products containing same by reason of infringement of claims 1-24, 27, 32, and 33-39 of U.S. Letters Patent 6,036,195 or claims 1-3, 6-10, 13-16, 18-21, 24-26, 29-31, 33-34 and 37-38 of U.S. Letters Patent 6,034,918.

Hitachi denies that the Commission should issue a permanent exclusion order, a permanent cease and desist order, or any other relief. Except as expressly admitted herein, Hitachi denies the allegations contained in the Notice of Investigation.

## INFORMATION UNDER COMMISSION RULE 210.13

- Hitachi states that it is still attempting to determine the quantity and value of imports of the several accused articles.
- Hitachi states that the United States is significant to its
  operations. Hitachi further states that its worldwide production capacity and
  sales for SDRAMs and SH microprocessors is as set forth in Confidential Exhibit
  B.

#### AFFIRMATIVE DEFENSES

Hitachi asserts the following affirmative and other defenses and reserves the right to modify and expand the defenses as discovery proceeds in this investigation.

### Facts Giving Rise To The Affirmative Defenses

- November 20, 1998. Rambus filed a continuation application of the '195 patent on November 19, 1999 which issued as the '918 patent. Each of these applications asserts that it is a continuation and/or division of earlier-filed applications in a chain of related applications leading back to an original parent application filed April 18, 1990. Rambus abandoned the original parent application in favor of at least 11 applications filed in 1992 each of which was asserted to be a continuation or division of the parent application. Thereafter, Rambus filed additional continuations and divisions also claiming the benefit of the April 13, 1990 parent application. A total of at least 41 applications were filed in the United States as continuation or divisional applications which assert the benefit of the common April 18, 1990 filing date (collectively, the "Related Family"). These related applications resulted in at least 25 issued patents, including the '195 and '918 patents.
- 2. The parent application filed April 18, 1990 contained claims 1-150. In filing the continuation and division applications in the Related Family, Rambus adopted a practice of filing a Preliminary Amendment which cancelled the original claims and added various new claims. Beginning about

1994, the Preliminary Amendment would be accompanied by a Request To Approve Drawing Changes, which would amend various figures of the original disclosure and/or add new figures. In these amendments to the claims and the drawings, Rambus would assert that the changes were supported by the original specification filed April 18, 1990. Some of these same amendments to the drawings and specification, as well as other amendments to the drawings and specification, were made to other applications in the Related Family.

- patent as issued includes 38 claims. These claims contain numerous elements which have the same or closely related language to issued claims in numerous patents in the Related Family. By way of example, claim 1 of the '918 patent is substantially similar to claim 1 of Patent 6,032,214, which is part of the Related Family. Statements in the file history of prosecution of applications in the Related Family which claim similar or the same subject matter, or which refer to similar or the same terms or phrases, and assertions to the Examiner and Patent Office concerning the meaning and scope of such subject matter or terms or phrases, are applicable to and/or constitute admissions concerning the scope and support of corresponding claim language in the '918 and '195 patents.
- 4. After filing the parent application on April 18, 1990,
  Rambus licensed the technology to various third parties who were to manufacture
  Rambus-compatible memory devices under the trademark "RDRAM." Rambus
  licensed a variation of the original disclosure which was called the "Base"
  technology. This was later revised to create a "Concurrent" technology, which in

turn was further revised to create a "Direct" technology. With each revision of the RDRAM technology, from "Base" to "Concurrent" to "Direct", the technology was changed in significant aspects from the disclosure of the April 18, 1990 parent application. Numerous aspects of the original disclosure were abandoned, and certain other aspects and circuitry were substantially changed. On information and belief, various changes to the Base, Concurrent, and Direct versions of the RDRAM technology were the development of third parties and/or persons different than the named inventors of the '195 and '918 patents.

- meetings and/or received mailings of an IEEE subgroup working on various standards for semiconductor memories, and in particular attended a subgroup known as the Scalable Coherent Interface or SCI. The SCI group considered various memory issues, such as inefficiency caused by latency, and studied various solutions. The group later evolved into a related group called RamLink. The SCI and RamLink groups were part of various standard-setting activities from the late 1980s and into the mid-1990s, which included standard development efforts such as SyncLink. The named inventors of the '195 and '918 patents, and various employees of Rambus, attended numerous of these standard-setting meetings, and/or received minutes and reports from these meetings, from the late 1980s the mid-1990s.
- 6. Another standard-setting activity involving synchronous

  DRAMs involved certain committees of the Joint Electronic Devices Engineering

  Council ("JEDEC"), including but not limited to the JC-42.3 committee on RAM

memories. In 1991, JEDEC members began considering the development of standards for synchronous DRAM (SDRAM) technology. Rambus began attending JEDEC committee meetings no later than December 1991 and formally joined as a committee member at least as early as 1992. Rambus continued as a committee member until it announced it was leaving JEDEC by a June 17, 1996 letter.

7. During prosecution of the Related Family, including but not limited to the '195 and '918 patents, the claims of the applications were amended to cover the evolving Base/Concurrent/Direct Rambus technology and/or the synchronous DRAM standards developed in SCI, RamLink, and JEDEC, even though the parent application lacked support for the belatedly-claimed features and the later technology was not the invention of the named inventors. Also, Rambus through its attorneys made contradictory assertions in different applications of the Related Family, in order to obtain allowance of the claims in those applications and without calling attention that its statements were contrary to statements in other applications containing the same claim language. The purpose of this pattern of conduct was to obtain claim coverage on technology which was altered from and not the invention of the named inventors in the parent application, in order to improperly encompass these later developments.

## First Defense (Invalidity)

- 8. The allegations of paragraphs 1-7 are incorporated by reference in this First Defense.
- 9. The '195 and '918 patents are invalid for failing to comply with the conditions and requirements for patentability set forth in the United States Patent Statute, including, but not limited to 35 U.S.C. §§ 101, 102, 103, 112, 113, 115, 120, 121 and 132.
- 10. The issued claims of the '195 and '918 patents are not entitled to the benefit of the April 18, 1990 filing date of the parent application nor to the filing dates of certain other applications in the Related Family leading to the '195 and '918 patents.
- the requirements of 35 U.S.C. § 112. In view of the various amendments that occurred during the long prosecution history of the patents and earlier applications in the Related Family, the claims of the '195 and '918 patents as issued now bear little resemblance to the purported invention that was described in the original application. Numerous claim limitations do not have any support in the original specification. The asserted claims are invalid as inoperable. The asserted claims are invalid as not enabled. The asserted claims are invalid for failure to distinctly claim what the named inventors viewed as their invention. The asserted claims are invalid for omitting essential elements.

- 12. During the prosecution of the applications in the Related Family, Rambus filed Requests to Approve Drawing Changes, which amended the figures in a manner unsupported by the original specification and was misleading as to the amended claims, in violation of 35 U.S.C. § 113:
- 13. The asserted claims of the '195 and '918 patents are invalid for presenting new matter and new claims which are unsupported by the oaths of the named inventors, in violation of 35 U.S.C. §§ 115 and 132.
- 14. On information and belief, the written description and the drawings are not in such full, clear, concise and exact terms as to enable any person skilled in the art to make and use the same without undue experimentation. On information and belief, the circuitry of various figures is inoperative, and/or cannot be used without undue experimentation. Such inoperativeness is evidenced by the abandonment of such structure in the Rambus

  Base/Concurrent/Direct RDRAM products.
- application asserted that Rambus had claimed eleven different alleged inventions in the 150 claims that were originally filed. The Examiner required Rambus to elect which group or groups of claims it wished to prosecute. Over the next decade and to the present day, Rambus has filed divisional and continuation applications in the Related Family, with similar and/or overlapping claims in the various related applications. Rambus has not maintained the line of demarcation that is required between the independent and distinct inventions that prompted the restriction requirement in the original application and that led to the multiple

divisional applications, in violation of the principle of "consonance."

Accordingly, the '195 and '918 patents are invalid.

- 16. Moreover, due to the lack of consonance, the protections of 35 U.S.C. § 121 do not apply to the patents resulting from such divisional applications. Various of the Rambus Related Family, including the '195 and '918 patents, are therefore invalid for double patenting.
- 17. The asserted claims of the '195 and '918 patents are invalid under 35 U.S.C. §§ 102 and/or 103. A listing of the printed prior art references which, either alone or in combination, render the '195 and/or '918 patents invalid is attached to this response as Exhibit A. In addition, the asserted claims are invalid for prior use and/or sale before the filing date of the '195 and '918 patents in the United States, its territories or possessions. Further, the printed prior art publications refer in part to certain standard-setting activities which constitute prior art, and/or concern certain products which were made, used or sold in the United States and which separately constitute prior art.
- 18. Hitachi also believes that the asserted claims of the '195 and '918 patents are invalid due to their failure to satisfy other requirements of the patent statutes, and Hitachi reserves the right to alter or supplement its defense as the investigation proceeds.

## Second Defense (Noninfringement)

19. The allegations of paragraphs 1-18 are incorporated by reference in this Second Defense.

- under the doctrine of equivalents, infringe the asserted claims of either the '195 or '918 patent. This affirmative defense is based upon Hitachi's current knowledge and understanding, and Hitachi reserves the right to present and rely on any and all support for this defense discovered in the course of this investigation. Hitachi will in the course of this investigation, inter alia, take discovery concerning Complainant's infringement contentions, including Complainant's contentions as to construction of the asserted claim elements, and will present Hitachi's contentions as to proper claim construction and non-infringement.
- original filing date in an attempt to improperly cover the Base/Concurrent/Direct
  Rambus technology and/or synchronous DRAM technology pursuant to the
  JEDEC standards. The claim language is instead restricted in scope to the
  meanings in the original application as filed on April 18, 1990, when supported at
  all, and as properly construed does not cover the accused products. In addition, the
  accused products are so different in function and operation from that originally
  disclosed or properly claimed in the '195 and '918 patents that the accused
  products could not be found to infringe under a doctrine of equivalents analysis.
- 22. The drawing amendments submitted after the filing date of the original application dated April 18, 1990 may not be used under 35 U.S.C. §

  113 to supplement the original disclosure for the purpose of interpretation of the

scope of any claim, and Rambus is improperly attempting to supplement the original disclosure so as to encompass the accused devices.

 Hitschi reserves the right to alter or supplement its noninfringement defense as the investigation proceeds.

#### Third Defense

(Inequitable Conduct and Patent Misuse)

- 24. The allegations of paragraphs 1-23 are incorporated by reference in this Third Defense.
- unenforceable and have been misused for reasons that include but are not limited to the facts set forth above. Rambus' conduct includes improper and knowing filing of amendments which added claims and drawings not supported in the original application, failure to disclose the derivation of the subject matter of the added claims, improper inventorship, misleading and inconsistent statements made in applications of the Related Family, and failure to maintain the proper line of demarcation between the divisional and continuation applications.

  Furthermore, the unenforceability of certain other patents in the Related Family taint the '195 and '918 patents and also render unenforceable the '195 and '918 patents.
- 26. On information and belief, Rambus engaged in a pattern of conduct to file and amend the applications in the Related Family, add new claims and new drawings, and make assertions to the Patent Office to attempt to encompass the features of the altered Rambus Base/Concurrent/Direct technology

and/or the synchronous DRAM technology without regard to support or inventorship and by making misleading and false statements to the U.S. Patent Office.—On information and belief, Rambus was aware that various language of the claims as amended was unsupported or contrary to the original specification, and such amendments were made with an intent to deceive and improperly encompass synchronous DRAM technology covered by the JEDEC standards and/or the Base/Concurrent/Direct Rambus technology which had changed from the original disclosure on April 18, 1990.

- 27. Rambus through its attorneys made contradictory assertions in different applications of the Related Family, in order to obtain allowance of the claims in those applications and without calling attention to the fact that its statements were contrary to statements in other applications concerning the same language. The purpose of this pattern of conduct was to obtain claim coverage on technology which was not the invention of the named inventors and not adequately disclosed in the April 18, 1990 parent application. Under the Doctrine of Infectious Unenforceability, the improper conduct concerning any of the patents and applications in the Related Family will taint and infect the enforceability of the '195 and '918 patents.
- 28. JEDEC Standards relating to SDRAMS have existed since 1992. Since 1992, several generations of JEDEC SDRAMs have been introduced. JEDEC-compliant SDRAMs perform various functions which Rambus has attempted to cover by claims filed belatedly and improperly in an attempt to cover

those functions despite lack of support in the original disclosure. Rambus' inventors and personnel connected with the prosecution of the '195 and '918 patents were during all relevant times aware of the 1992 and subsequent JEDEC SDRAM standards, having participated in the industry and the standard-setting process prior to all relevant times involving the pendency of the applications which issued as the '195 and '918 patents.

- 29. Rambus' inventors and personnel connected with the prosecution of the '195 and '918 patents were not in possession of the inventions ultimately claimed in the '195 and '918 patents prior to those patents' actual filing dates in 1998 and 1999. Instead, Rambus' inventors and personnel connected with the prosecution of the '195 and '918 patents added claims to those patents to read on JEDEC-compliant SDRAMs.
- 30. The Rambus named inventors and other Rambus personnel also participated in other industry standard-setting efforts in the late 1960s and early 1990s and improperly amended the applications in the Related Family to attempt to cover the technology developed through those efforts. On information and belief, the Rambus named inventors and/or their attorneys came into possession of the claims not through their own effort but by studying the standards developed by others and/or the changed Base/Concurrent/Direct technology as developed by others.
- 31. Rambus' filing of new claims to read on IEDEC-compliant SDRAMs and the changed Base/Concurrent/Direct technology constituted

material information which was false and misleading and constituted inequitable conduct. Moreover, such information is material to the patentability of the '195 and '918 patents under 37 CFR 1.56. On information and belief, Rambus knowingly failed to disclose this material information to the Patent Office during the prosecution of the '195 and '918 patents, and other applications in the Related Family, which constitutes inequitable conduct rendering all patents in the Related Family unenforceable.

misrepresentations and omissions also constitutes patent misuse and/or a violation of the antitrust laws. But for Rambus' knowing misrepresentations and omissions to the Patent Office, the '195 and '918 patents would not have issued. Rambus already controls the RDRAM technology which is the significant alternative architecture to the "open" JEDEC interface standard. If Rambus' patents are construed at covering the JEDEC standards governing SDRAMs, then Rambus has monopoly power or a dangerous probability of successfully monopolizing the relevant U.S. markets for the interface technology for high-speed synchronous DRAM memory, and for synchronous DRAM memory and logic chips which control such memory. On information and belief, Rambus made these misrepresentations and omissions with a specific intent to monopolize the relevant markets, and with the purpose and/or effect of restraining competition in the relevant markets.

#### Fourth Defense

(Unclean Hands, Equitable Estoppel, Implied License, and Patent Misuse in Connection with Misconduct in Standard-Setting Activities and Other Conduct)

- The allegations of paragraphs 1-32 are incorporated by reference in this Fourth Defense.
- 34. Rambus is asserting patents that are unenforceable due to Rambus' misuse and/or violation of the antitrust laws, including but not limited to Rambus' actions and concealment in connection with standard-setting activities and participation in standards-setting organizations. Because of this same conduct, Rambus comes to this proceeding with unclean hands and should be equitably estopped from obtaining any relief.
- 35. JEDEC is the semiconductor engineering standardization body of the Electronic Industries Alliance ("EIA"), a non-profit standard-setting organization open to the industry and designed to foster competition in the several markets for computer chips. In the 1990s, JEDEC coordinated the development of technology standards for synchronous DRAM, including standards for the synchronous DRAM "interfaces" between memory chips and logic chips at issue in this action. Synchronous DRAM products and interfaces conforming to the JEDEC standards are commonly called SDRAM.
- 36. Rambus was a JEDEC member at that time and knew or should have known of JEDEC's disclosure rules, designed so that no firm could secretly capture the open standard under development. These rules required Rambus to disclose to JEDEC the existence and nature of its patent rights and

pending patent applications that could bear upon a standard that JEDEC members had under development. Upon disclosure, holders of patents or applications were to make their patents available without charge or under reasonable terms and conditions that were demonstrably free of any unfair discrimination. JEDEC members and participants had to rely on the good faith of their fellow JEDEC members and participants to comply with their duty to disclose if JEDEC members were to develop truly open standards, as was their charter.

its patent position, including its then-pending patent applications that through subsequent applications led to the '195 and '918 patents. During JEDEC committee meetings, while Rambus remained silent about its patent applications, and its plan to file additional applications to attempt to cover the proposed standards, other JEDEC members and participants participated in good faith, and shared their technical information so that open industry standards could be developed. Rambus then improperly revised its pending applications and subsequent applications based on then-pending applications to cover what it learned from its participation in JEDEC and the disclosures of other JEDEC members and participants. Thus Rambus intentionally misled JEDEC members into promulgating a standard which, according to Rambus' allegations against Hitachi, is not the open standard the JEDEC members intended and believed it to be.

JEDEC determined an industry standard for SDRAM interface technology.

JEDEC members and participants reasonably and substantially relied on Rambus' silence regarding its patent position and patent applications and, thus, continued to participate in developing the JEDEC open standard instead of exploring alternative standards. Hitachi and other firms in the industry spent millions of dollars in product development, testing, and marketing of SDRAM chips and other products compatible with what was thought to be an open technology.

Rambus now asserts that certain of its patents cover the JEDEC SDRAM interface technology standards. Moreover, in suing Hitachi in successive lawsuits in federal court, in making public comments, and in pursuing this action, Rambus has sent a signal to Rambus' competitiors and customers that if Rambus has its way, there will be no competition in the relevant markets.

and tying practices that preclude it from obtaining relief in this proceeding.

Rambus has licensed its technology both to DRAM manufacturers, including Hitachi, Ltd., Samsung, NEC, and others, and to manufacturers of Logic Chips, including Intel. Rambus' licenses and technical collaboration agreements impose substantial and unwanted obligations on licensees. For example, Rambus' licenses do not simply permit the use of Rambus patents. Rather, the license agreements require, as a condition of licensing one of Rambus' patents, that the licensees license numerous other Rambus patents. The license agreements also require the licensees to use the patents to manufacture synchronous memory only

to Rambus' requirements, including requiring the licensees to use Rambuscontrolled tests and know-how to manufacture their products to Rambus' specifications.

....

40. Rambus already controls the RDRAM standard which is the significant alternative architecture to the "open" JEDEC standard. If Rambus' patents are construed as covering the JEDEC standards governing SDRAMs, then Rambus has monopoly power or a dangerous probability of successfully monopolizing the relevant U.S. markets for the interface technology for high-speed synchronous DRAM memory, and for synchronous DRAM memory and logic chips.

#### Fifth Defense

(Non-Infringement/Implied License/Patent Exhaustion as to Hitachi Microprocessors)

- 41. The allegations of paragraphs 1-40 are incorporated by reference in this Fifth Defense.
- 42. The asserted claims of the '195 and '918 patents are directed to synchronous DRAM apparatus, methods of operating synchronous DRAMs, and methods of controlling synchronous DRAMs during operation. A synchronous DRAM is a critical element of each asserted claim. The '195 and '918 patents do not claim any type of controller in a microprocessor. Hitachi's accused SH microprocessors cannot, by itself, infringe any asserted claim of the '195 or '918 patent.

- 43. Hitachi's accused SH microprocessors are designed for use not only with synchronous DRAM but also with a variety of other types of DRAM meraories, and as such is a staple article of commerce whose importation and sale cannot constitute unfair competition. Thus, an exclusion order directed to the SH is not an appropriate remedy.
- 44. The SH as used in the Sega Dreamcast system together with synchronous DRAMs manufactured by third parties. To the extent such third-party synchronous DRAMs are or will be licensed by Rambus, Rambus has exhausted its patent rights and/or has granted an implied license to use the Hitachi SH microprocessors in combination with any licensed synchronous DRAM.
- 45. Moreover, Rambus has excluded any third-party (i.e., non-Hitachi) synchronous DRAMs from this investigation, and thus cannot assert that any non-Hitachi synchronous DRAMs are critical components to establish infringement of the '195 and '918 Patents.'-Since a synchronous DRAMs is a critical element of each of the asserted claims, but only third-party synchronous DRAMs which have not been accused of infringement are used in the Sega Dreamcast, Rambus cannot establish infringement of the accused SH microprocessors. Thus, an exclusion order directed against the SH microprocessors by itself, or against the Sega Dreamcast system, is not an appropriate remedy.

#### Sixth Defense

#### (Lack of Domestic Industry)

46. Rambus has not adequately alleged and cannot prove the existence of a domestic industry or that a domestic industry is in the process of being established.

## REQUEST FOR RELIEF

WHEREFORE, Hitachi, Ltd. respectfully requests that the

#### Commission:

- Determine that Hitachi, Ltd. and HSA do not violate Section 337 of the Tariff Act of 1930 as amended (19 U.S.C. § 1337).
- ii. Deny all relief requested in the Complaint.
- iii. Determine that the '918 and '195 patents are unenforceable and misused
- Determine that the '918 and '195 patents are invalid and not infringed.
- v. Award Hitachi its full costs of this action, including reasonable attorneys' fees.

ri. Order the investigation terminated.

Dated: May 19, 2000

Respectfully submitted,

One of the Attorneys for Respondent Hitachi, Ltd.

Jerold S. Solovy Donald R. Harris Ronald L. Wanke Barbara S. Steiner JENNER & BLOCK One IBM Plaza Chicago, IL 60611 (312) 222-9350 Alan H. MacPherson Edward C. Kwok Bryan K. Anderson SKERVEN, MORRILL, MACPHERSON, FRANKLIN & FRIEL LLP 25 Metro Drive, Suite 700 San Jose, CA 95110 (408) 453-9200 Donna M. Tanguay Mark G. Davis McDERMOTT WILL & EMERY 600 13<sup>a</sup> Street, N.W. Washington, DC 20005 (202) 756-8000

Document Number: 464618

## VERIFICATION OF RESPONSE

I, Seijio Shiraishi, being the Department Munager of the Strategic Business

Planning Division, Semiconductor & Integrated Circuits, for Hitachi, Ltd., and as such I am authorized to make this verification on behalf of Hitachi, Ltd. I further declare that the foregoing Response was prepared with the advice and assistance of counsel, and the information therein was gathered from a number of persons, none of whom possesses all the information set forth in the Response. Based on the foregoing, and based on the information currently available to Hitachi, Ltd., I declare that to the best of my knowledge, information and belief that the foregoing responses are true and correct.

I declare under penalty of perjury of the laws of the United States of America that the foregoing is true and correct.

Executed on this \_//3\_ day of May, 2000.

HITACHI. LTD.

Seifin Shiraishi

#### CERTIFICATE OF SERVICE

The undersigned hereby certifies that copies of the foregoing

#### RESPONSE OF HITACHI, LTD. TO THE COMPLAINT AND NOTICE OF INVESTIGATION

were caused to be served today. May 19, 2000, on the following counsel of record by the manner indicated:

Doma R. Koehnke, Secretary

U.S. International Trade Commission

500 E Street, S.W.

Washington, D.C. 20436

The Honorable Debra Morriss

Administrative Law Judge U.S. International Trade Commission

500 E Street, S.W., Room 317 Washington, D.C. 20436

Karin J. Norton, Esq.

Office of Unfair Import Investigations U.S. International Trade Commission 500 E Street, S.W., Room 401-M Washington, D.C. 20436

(1 copy - By hand)

(Original and 6 copies)

(By hand)

(2 copies)

(By band)

For Complement Rambus Inc.:

Cecilia H. Gonzalez, Esq.

HOWREY SIMON ARNOLD & WHITE, LLP 1299 Pennsylvania Avc., N.W.

Washington, D.C. 20004

For Respondent Sega of America, Inc.:

John M. Romary, Esq.

Wayne W. Herrington, Esq.

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER, LLP

1300 I Street, N.W.

Washington, D.C. 20005

(1 copy - By hand)

(1 copy - By hand)

WDC99 251551-1.017575.0408

#### Invalidating Prior Art to the '195 and '918 Patents

This appendix is based upon Hitachi's current factual knowledge and understanding.

Hitachi reserves the right to rely on and present additional invalidating prior art as to the '195 and '918 patents discovered in the course of this investigation.

- Kawamasa, K.; "Memory Control Method"; Japanese Patent Application Kokai Publication No. S56-82961 (July 7, 1981).
- Taguri, J.; "Memory Storage Device"; Japanese Patent Application Kokai Publication No S57-14922 (January 26, 1982).
- 3. Redwine et al.; "Semiconductor Read/Write Memory Array Having Serial Access"; United States Patent No. 4,330,852 (May 18, 1982).
- Hasegawa, J.; "Memory System"; Japanese Laid Open Patent Application No. Sho 60-80193 (May 8, 1983).\*
- Miyazaki, Y.; "Block Transfer and Storage Control Method"; Japanese Laid-open Patent Application Sho 60-55459 (March 30, 1985).
- Hashimoto, S.; "Data Transfer Control System"; Japanese Patent Application Kokai Publication No. S61-72350 (April 14, 1986).\*
- Fischer, M.; "Fair Arbitration Technique for a Split Transaction Bus in a Multiprocessor Computer System"; United States Patent No. 4,785,394 (November 15, 1988).
- Wantanabe, T.; "Session XIX: High Density SRAMs"; IEEE International Solid State Circuits Conference pp. 266-267 (1987).
- 9- James, D.; "Method and Apparetus for Performing Variable Length Data Read——— Transactions"; United States Patent No. 4,703,418 (October 27, 1987).
- Taguchi, Y.; "Memory Device"; Japanese Patent Application Kokai Publication No. S63-142445 (June 14, 1988).
- Taguri, J.; "Memory Storage Device"; Japanese Patent Application Kokoku Publication No. B63-46864 (September 19, 1988).
- Horiguchi et al., "Semiconductor memory having error correcting means", United States Patent No. 4,726,021 (February 16,1988).
- Ohno, C.; "Self-Timed RAM: STRAM"; Fujitsu Sci. Tech J., 24, 4, pp.293-300 (Dec. 1988).
- Fast Packet Bus for Microprocessor Systems with Caches, IBM Technical Disclosure Bulletin, pp. 279-282 (January 1989).
- Kumagai, T.; "Storage System"; Japanese Patent Application Kokai Publication No. S64-29951 (January 31, 1989).

- Gustavson, D.; "Scalable Coherent Interface"; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb. 27-Mar. 3, 1989).
- 17. James, D.; "Scalable I/O Architecture for Buses"; IEEE. pp. 539-544 (April 1989).
- Kimoto et al., "Micro-computer Capable of Accessing Internal Memory at a Desired Variable Access Time"; U.S. Patent No. 4,870,562 (September 26, 1989).
- 19. JEDEC SDRAM standards.
- \* Translation Included



# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

e Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

METHOD OF OPERATING A MEMORY Title:

DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

تتامتن

Art Unit: 2818

Before Examiner: T. Nguyen

Assistant Commissioner for Patents Washington, DC 20231

#### AMENDMENT

Dear Sir:

In response to the Office Action dated May 19, 2000, kindly amend the application as follows:

#### IN THE CLAIMS:

Kindly amend the following claims:

The method of claim ist further including:

providing second block size information to the memory device, wherein the second block size information defines a second amount of data to be input by the memory device in response to a write request;

issuing a [the] second write request to the memory device, wherein

in response to the second write request, the memory device inputs the

second amount of data corresponding to the second block size

information.

<del>((LCLIVED)</del>

06/07/2000 STUDNG 00000023 500398 09452982

26.00 DH 01 FC1103

JUN U = 2000

(FORMIA JUST CENTER 280):

156. The method of claim 151 further including providing the first amount of data corresponding to the first block size information to the memory device.

15. The method of claim 156 wherein the first amount of data is

2 provided to the memory device after a delay time transpires.

wherein the memory device includes a plurality of memory cells, the method of operation of the memory device comprises:

receiving first block size information from a [bus] controller, wherein the first block size information defines a first amount of data to be input by the memory device in response to a write request;

receiving a first write request from the [bus] controller synchronously with respect to an external clock signal: and

inputting the first amount of data corresponding to the first block size information in response to the first write request.

The method of claim 151 wherein the <u>first amount of</u> data corresponding to the first block size information is sampled synchronously with respect to the external clock signal.

1 2

1 161 The method of claim 161 further including:

2 receiving second block size information, wherein the second block

3 size information defines a second amount of data to be input in

4 response to a [second] write request;

7 receiving a second write request from the bus controller; and

6 inputping the second amount of data corresponding to the second

7 block size information, in response to the second write request.

2 information is a binary representation of the first amount of data to

3 be input in response to the first write request.

1 The method of claim 17 wherein the [first] block size

1 The method of claim 17 wherein the [first] block size

Kindly ADD the following claims:

2

3

information is provided by a controller.

The method of claim wherein the first amount of data is input, in response to receipt of the first write request, after a delay time transpires.

The method of claim 100 wherein the delay time is representative of a number of clock cycles of the external clock signal that transpire before the first amount of data is input.

Page 3

18

#### REMARKS

This Amendment seeks to place this application in condition for allowance. Several of the pending claims have been amended in order to more fully and/or definitely claim Applicants' invention. New claims have been added in order to more fully protect Applicants' invention. A Terminal Disclaimer is attached hereto to address the Examiner's concern of obviousness-type double patenting. No new matter has been added.

#### OFFICE ACTION

In the Office Action dated May 19, 2000, claims 151-156, 159-160, 161-167 and 171-175 were rejected under the judicially created doctrine of obviousness-type double patenting over claims 2-5, 13, 20-23, and 29 of U.S. Patent 6, 034, 918. Claims 157-158, and 168 were rejected under the judicially created doctrine of obviousness-type double patenting over claims 16-17 and 33 of U.S. Patent 6,034,918.

#### NONSTATUTORY DOUBLE PATENTING

To address the concern regarding double patenting in light of U.S. Patent 6,034,918 and in an effort to expedite the prosecution of this application. Applicants submit herewith a Terminal Disclaimer executed by the attorney of record in this application. The Terminal Disclaimer is submitted to obviate the double patenting rejection over U.S. Patent 6,034,918. Applicants believe that the Terminal Disclaimer complies fully with the relevant parts of 37 CFR § 1.321.

Page 4

#### NEWLY SUBMITTED CLAIMS

The new claims submitted in this Amendment have been added to more definitely and fully protect Applicants' invention. No new matter has been added.

#### INFORMATION DISCLOSURE STATEMENT

In compliance with the duty of disclosure set forth in 37 CFR \$1.56, Applicants submit concurrently herewith an Information Disclosure Statement, a modified Form PTO-1449, and a copy of the documents cited therein. A <u>copy</u> of that Information Disclosure Statement and modified Form PTO-1449 are attached hereto.

Several of the documents listed in the modified Form PTO-1449 have been recently identified by a respondent in a pending ITC investigation, namely in re <u>U.S. International Trade Commission Investigation No. 337-TA-431, Rambus Inc. vs Hitachi Ltd., et al.</u>, as prior art against the inventions claimed in the parent patent (i.e., U.S. Patent 6.034,918) of the instant application. An explicit reference to these documents is made in paragraph 17 on page 28, as well as in Exhibit A, of the RESPONSE OF HITACHI LTD. TO THE COMPLAINT AND NOTICE OF INVESTIGATION (hereinafter the 'RESPONSE'). A copy of the RESPONSE is also included with the Information Disclosure Statement submitted concurrently herewith.

It is respectfully requested that the Examiner make his consideration of the documents cited in the Form PTO-1449 formally of record with the next Action. In accordance with 37 C.F.R. §1.97(c), the fee set forth in 37 C.F.R. §1.17(p) accompanies that Statement.

#### CONCLUSION

Applicants request entry of the foregoing amendment. Applicants submit that all of the claims present patentable subject matter which definitely set forth the novel and unobvious features of Applicants' invention. Accordingly, Applicants respectfully request allowance of all of the claims.

It is noted that should a telephone interview expedite the prosecution in any way, the Examiner is invited to contact Neil Steinberg at 650-944-7772.

Respectfully submitted

Date: June 2, 2000

Neil A. Steinber Reg. No. 34,735 650-944-7772

15 2000

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

Application of:

RECEIVED

FARMWALD et al.

Serial No: 109/492,982

TECHNOLOGY CENTER 2800 Filed: JANUARY 27, 2000 SPECIAL PROGRAM CENTER

METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA INPUT LENGTH

Group

Art Unit:

2818

Bafore

Examiner: T. Nguyen

Assistant Commissioner for Patents Washington, DC 20231

TERMINAL DISCLAIMER APPROVED

JUN 1 5 2008

TO OBVIATE TECHNOLOGY CENTER 2800 TERMINAL DISCLAIMER PATENTING REJECTION OVER A PRIOR ECIAL PROGRAM CENTER 98.

Dear Sir:

The owner, Rambus Inc., of the entire right, title and interest in the instant application, hereby disclaims, except as provided below, the terminal particof the scatutory terminof any patent granted on the instant application, which would extend beyond the expiration date of the full statutory term defined in 35 U.S.C. 154 to 156 and 173, as presently shortened by any terminal disclaimer, of U.S. Patent 6,034,918. The owner hereby agrees that any patent so granted on the instant application shall be enforceable only for and during such period that it and the prior patent are commonly owned. This agreement runs with any patent granted on the instant application and is binding " upon the grantee, its successors or assigns.

In making the above disclaimer, the owner does not disclaim the terminal part of any patent granted on the instant application that

06/07/2000 SMUNG. 00000023 500998 09492982 110.00 CH /

02 FC:148

Page 1

would extend to the expiration date of the full statutory term as defined by 35 U.S.C. 154 to 156 and 173 of the prior patent, as presently shortened by any terminal disclaimer, in the event that it later expires for failure to pay a maintenance fee, is held unenforceable, is found invalid by a court of competent jurisdiction, is statutorily disclaimed in whole or terminally disclaimed under 37 C.F.R. 1.321, has all claims canceled by a reexamination certificate, is reissued, or is in any manner terminated prior to the expiration of its full statutory term as presently shortened by any terminal disclaimer.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under \$ 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent

The undersigned is the attorney of record.

issuing thereon.

Date: June 2, 2000

Neil A. Steinberg Reg. No. 34,735 650-944-7772

TERMINAL DISCLAIMER
APPROVED

JUN 1 5 2000

TECHNOLOGY CENTER 2800 SPECIAL PROGRAM CENTER

G A42818

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (P043D2C3C)

ication of:

FARMWALD IT AL

Art Unit: 2818

Filed:

09/492,982 JANUARY 27, 2000

Examiner: T. Nguyen

Title

METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH

RECEIVED

JUN U & 2000

Commissioner of Patents and Trademarks Washington, D.C. 20231

TECHNOLOGY CENTER 2800

With respect to the above-identified application, transmitted herewith is an AMENDMENT. STATUTORY TERMINAL DISCLAIMER, and INFORMATION DISCLOSURE STATEMENT.

The fee has been calculated as shown below:

		CLAIMS AS AME	NDED			
	Claims Remaining After Amendment	Highest Number Previously Paid For	Extra	Rate		
				Large Entity	Small Entity	Amount
Number of Claims in Excess of 20	[27	25	2	s 18.00	\$ 9.00	\$36.00
Independent Claims in Excess of 3	3	. 3	0	\$ 78.00	S 39.00	\$0.00
First Presentation of Multiple Dependent Claims				250.00	125.00	•
Submission of a Statutor Submission of Informati	y Terminal Disclaimer on Disclosure Statemen	37 CFR 1.20(d) t under 37 CFR \$1.97(c)				\$110.00 \$240.00
					OTAL FEE DUE:	\$386.00

[XX] Please charge my Deposit Account No.  $\underline{50.0998}$  in the amount of  $\underline{5386.00}$  to cover the above fees. A duplicate copy of this sheet is enclosed.

[XX] The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 50-0998. A duplicate copy of this sheet is enclosed.

Respectfully submitted

Date: <u>June 2, 2000</u>

Nell X Steinberg Registration No. 34,735 650-944-7772

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD, ET AL.

Serial No.: 09/492,982

Filed:

**JANUARY 27, 2000** 

Title:

METHOD OF OPERATING A MEMORY

**DEVICE HAVING A VARIABLE DATA** 

INPUT LENGTH

**Assistant Commissioner for Patents** Washington, DC 20231

#### Certificate of Mailing Under 37 CFR 1.8

I hereby certify that the attached 1) Transmittal Letter (1 page and 1 copy thereof), 2) Amendment (6 pages and 4 page attachment), 3) Terminal Disclaimer to Obviate a Double Patenting Rejection Over a Prior Patent (2 pages), 4) Information Disclosure Statement (4 pages and documents cited in IDS) is/are being deposited with the United States Postal Service with sufficient postage as first class U.S. mail in an envelope addressed to:

> **Assistant Commissioner for Patents** Washington, D.C. 20231

on June 2, 2000.

RECEIVED

JUN U 0 2000

PERMITA CROY CENTELLIZADO

Michiko Sites

(Signature)

(Print Name of Person Signing Certificate)



#### UNITED STATL DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Westington, D.C. 20231

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. P043D2C3C 09/492,982 01/27/00 FARMWALD EXAMINER MMC2/0801 Neil A Steinberg Esq ART UNIT PAPER MUMBER Rambus Inc 2465 Latham Street Mountain View CA 94040 2818 DATE MAILED: 08/01/00

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-80C (Rev. 2/85)

U.S. C.P.O. 1999 460-623

ļ.	Application No. Applicant(s)				
Office Action Summary	09/492,982 FARMWALD et al.				
	TAN (, NAVIEN 2818				
-The MAILING DATE of this communication appears of	n the cover sheet beneath the correspondence address—				
Period for Repty	0				
A SHORTENED STATUTORY PERICID FOR REPLY IS SET TO E OF THIS COMMUNICATION.	XPIRE MONTH(S) FROM THE MAILING DATE				
<ul> <li>Extensions of time may be available under the provisions of 37 CFR 1.13t from the mailing date of this communication.</li> <li>if the period for reply specified above is less than thiny (30) days, a reply 1</li> <li>if NO period for reply is specified above, such period shall, by default, exp</li> <li>Failure to reply within the set or extended period for reply will, by statute, 4</li> </ul>	offilm the statutory minimum of thirty (30) days will be consistered timely. Ine SIX (5) MONTHS from the mailing date of this communication .				
Status					
E Responsive to communication(s) filed on16/05/06	)				
☐ This action is FINAL.					
I I Since this application is in condition for allowance except for accordance with the practice under Ex parte Quayle, 1935 C.					
Disposition of Claims					
02 Claim(e) _151 - 177	is/are pending in the application.				
Of the above claim(s) 1-150	Is/are withdrawn from consideration,				
C Claim(s)	is/are allowed.				
E Ctaim(a) 151, 152, 153, 154, 159-163, 166, 16	7 171 172 174 175is/are rejected.				
Calim(s) 154-155, 157-158, 164-165 168-	(30 /73 /76 - /77 Is/are objected to.				
Claim(e)	are subject to restriction or election				
Application Papers	requirement.				
☐ See the attached Notice of Draftsperson's Patent Drawing Re	Mew. PTO-048.				
The proposed drawing correction, filed on	_ is Oapproved Odcapproved.				
	o by the Examiner.				
The specification is objected to by the Examiner.					
☐ The eath or declaration is objected to by the Examiner.					
Priority under 35 U.S.C. § 119 (a)-(d)					
□ Acknowledgment is made at a claim for foreign priority under □ All □ Some* □ None of the CERTIFIED copies of the p □ received,	35 U.S.C. § 11 9(e)-(d). riority documents have been				
☐ received in Application No. (Series Code/Serial Number)					
received in this national stage application from the internati	onal Bureau (PCT Rute 1 7.2(a)).				
*Certified copies not received:					
Attachment(a)	•				
E Information Disclosure Statement(s), PTO-1449, Paper No(s).	∫ Interview Summary, PTO-413				
☐ Notice of Reference(s) Cited, PTQ-892					
☐ Notice of Draftsperson's Patent Drawing Review, PTO-948	Li Notice of Informal Patent Application, PTO-152				
	Other				
Office Acti Patent and Tradoment Office -326 (Nex 947)	on Summary				

Application/Control Number: 09/492,982

Art Unit: 2818

- The following action is in response to the amendment filed by Applicants on June 5, 2000.
- The Information Disclosure Statement submitted by Applicants on June 5, 2000 has been received and fully considered.
- The Terminal Disclaimer filed by Applicants on June 5, 2000 has been received.
- 4. New claims 176-177 have been entered.
- 5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 151-153, 156, 159-163, 166-167, 171-172 and 174-175 are rejected under 35

  U.S.C. 102(b) as being anticipated by Laid-open Patent Application No. 60-55459 (hereinafter IP

JP '459 disclosed in figure 4 a block data transfer method and storage control method in which the number of words to be transferred is provided to the memory control device [2] via bus [7] (page 5, lines 11-13) and then in response to a write request (page 3, line 22), the data block is written to the destination memory area.

It is inherent that the data is in binary form, and the memory device disclosed by JP '459 is operated in synchronous with clock signal.

Application/Control Number: 09/492,982

Art Unit: 2818

7. Claims 154-155, 157-158, 164-165, 168-170, 173 and 176-177 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tan T. Nguyen whose telephone number is (703) 308-1298. The examiner can normally be reached on Monday to Friday from 04:00 AM to 04:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. David C. Nelms, can be reached on (703) 308-4910. The fax phone number for the organization where this application or proceeding is assigned is (703) 308-7724.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Tan T. Nguyen Primary Examiner Art Unit 2818 July 31, 2000

T.N 07/31/00 Page 3

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

(Case No. P043D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Assistant Commissioner for Patents

Washington, DC 20231

Group

Art Unit: 2818

Before

Examiner: T. Nguyen

AMENDMENT

Dear Sir:

In response to the Office Action dated August 1, 2000, kindly amend the application as follows:

### IN THE CLAIMS:

Kindly amend the following claims:

In claim 158, line 1,/replace "156" with --157--.

In claim 159, line 2, after the first occurrence of "the", insert --first--.

In claim 161, line 3, delete the second occurrence of "of" and substitute --in--.

In claim 163, line/5, delete "bus".

In claim 171, line 6, delete "from a bus".

#### REMARKS

This Amendment seeks to place this application in condition for allowance. All of the Examiner's rejections have been addressed. Several of the pending claims have been amended. No new matter has been added.

#### OFFICE ACTION

In the Office Action mailed August 1, 2000, claims 151-153, 156, 159-163, 166-167, 171-172 and 174-175 were rejected as being anticipated by Japanese Laid-Open Patent Application No. 60-55459 (hereinafter "the '459 application"). The remaining claims, namely claims 154, 155, 157, 158, 164, 165, 168-170, 173, 176 and 177, were objected to as being dependent upon the rejected claims.

- Rejection - 35 U.Sec. \$ -102:

والعصنة وتتتنا الأاداس

Applicants respectfully disagree with the Examiner's position that the rejected claims are anticipated by the '459 application. The Examiner stated that the '459 application discloses in figure 4, a block data transfer method and storage control method in which the number of words to be transferred is provided to memory control device

. \_ . . \_ \_

THE PROPERTY OF THE PARTY OF THE PROPERTY.

<sup>&</sup>lt;sup>1</sup> The rejection here is based on prior art which similar in many respects to the prior art, namely Jackson, U.S. Patent 4,315,308, which formed the basis of the 35 U.S.C. §102 rejection made in the parent application (App. Ser. No. 09/252,997, now, U.S. Patent 6,034,918).

via bus [7] (page 5, lines 11-13) and then in response to a write request (page 3, line 22), the data block is written to the destination memory area. While this may be true, memory 1 disclosed in the '459 application -- unlike the claimed invention -- is not provided nor does it receive information indicating the "number of words to transfer" as required by the claims of the instant application. For example, claim 161 (as amended) recites in pertinent part:

A method of operation in a synchronous memory device, ...
the method of operation in the memory device comprises:
 receiving first block size information from a
controller, wherein the first block size information defines
a first amount of data to be input by the memory device in
response to a write request

The memory in the '459 application does not receive block size information. Rather, the memory of the '459 application responds to the sequentially applied address and control signals from the memory control device 2 in order to store the appropriate number of words in memory 1.

It is the memory control device 2 of the '459 application which receives, decodes and stores the information indicating the number of words to be stored in memory 1. In this regard, the memory control device 2 stores the number of words in a counter, and, based thereon, generates and sequentially applies the appropriate address and control

<sup>&</sup>lt;sup>2</sup>For the purposes of this discussion, the phrase "number of words to transfer" may be assumed to correspond to "block size information".

signals necessary to write the words to memory 1. The information indicating the number of words to transfer is <u>not</u> provided to the memory (and as such, the memory does not receive such information) in the '459 application.

#### The '459 application

The '459 application discloses a system including memory 1, memory control device 2, cache memory 3, a main processing device 4, and an input/output processing device 5. (See Figure 2). The memory 1 is connected to memory control device 2 via memory bus 6. Memory control device 2 and input/output processing device 5 are both connected to bus 7 (See, the '459 application, page 3 lines 11-16, and Figure 2).

communication between memory 1 and devices connected to bus 7 is executed via memory control device 2. In this regard, the '459 application states that "control of reading or writing from memory 1 is performed by memory control device 2 via memory bus 6." (page 3, line 13-14). The memory control device 2 controls memory 1 via a memory interface which includes memory address signal 242, memory data [bus] 243 and memory response signal 240. (See, the '459 application, page 6, lines 17-21). Address signal 242 and data 243 are employed to transfer address and data, respectively, between memory control device 2 and memory 1. (See, the '459 application, page 6 lines 18-21 and Figure 6).

In operation, a "number of words to transfer," together with origin and destination addresses, are provided to memory control device 2. (See, e.g., the '459 application, page 4, lines 36-39). Memory control device 2 increments or decrements source and destination address counters while maintaining a count of the number of remaining words to be transferred to memory 1. In this regard, the '459 application, on page 5, lines 21-24 states:

The counter for the remaining number of words to transfer, which is set with number of words to transfer, is decremented each time data is transferred and stored, and when that count value reaches zero, transfer ... ends.

The memory control device 2 of the '459 application, at all times, maintains the information regarding the number of words to transfer, generates the appropriate control and address signals, and applies the control and address signals which are necessary to transfer the requested number of words to memory 1. (See, the '459 application, page 7, lines 26-39, and Figure 9). The memory control device 2 receives, decodes and stores, in a counter 203, information indicating the number of words to transfer to memory 1 and, based thereon generates address and control signals and sequentially applies those addresses and control signals in order to transfer the indicated number of words from memory 1. The memory control device 2 does not provide information indicating the number of words to transfer to memory 1.

Although the '459 application does not describe memory 1 in great detail, memory 1 is most likely a standard off-the-shelf memory device or memory module incorporating the same, for example, memory devices like those described in the Kung et al., U.S. Pat. 4,449,207, and Voss, U.S. Pat. 4,646,270. The memory 1 described in the '459 application does not appear to input or output data synchronously with respect to a clock signal. Instead, control signals such as function signal 241 and memory response signal 240, generated by memory control device 2, are employed to signal the transfer of data between memory 1 and memory control device 2. (See, the '459 application, Figure 9, and page 7, lines 26-34). The writing of data to memory 1 from memory control device 2 is described on page 7, lines 31-34 as follows:

...after response 240 is acquired, if memory function signal 241 is made the write mode [ ] the contents of transfer destination address counter 203 are output as memory address signal 242, memory data 243 is transferred to and stored at the transfer destination memory area."

#### The '459 application Does Not Anticipate Claims 151 and 152

Claim 151 is directed to a method of controlling a memory device and requires, among other things, <u>providing</u> first block size information to the memory. The first block size information defines a first amount of data to be input by the memory device in response to a write request.

<sup>&</sup>lt;sup>3</sup> The '459 application suggests the use of "The latest dynamic RAMs" featuring "Nibble Mode Support" as in "Nikkei Electronics, April 1983." (see page 8, lines 38-39).

As mentioned above, information indicating the number of words to be transferred by the memory control device 2 is not provided to memory 1. Instead, memory control device 2 of the '459 application receives, decodes and stores that information in a counter, and, based thereon, sequentially generates the address and control signals necessary to write the words to the memory device. In this regard, the system described in the '459 application is similar to the system described in Jackson, U.S. Pat. 4,315,308. The claims of the parent (i.e., App. Ser. No. 09/252,997, now, U.S. Pat. 6,034,918) of the instant application were initially rejected as being anticipated by Jackson but ultimately found patentable over Jackson.

Importantly, memory 1 of the '459 application does not receive information indicating the number of words to be transferred. The memory 1 simply responds to the sequentially applied address and control signals provided by memory control device 2.

anticipate claim 151 or the claims which depend therefrom.

It should be noted that claim 152 requires that the memory device input the data synchronously with respect to an external clock signal. The memory disclosed in the '459 application does not input data in this manner.

#### The '459 application Does Not Anticipate Claims 161 and 162

Claim 161 is directed to a method of operation in a memory device, and, like claim 151, requires that the memory device <u>receive</u> first block size information.

For reasons similar to those mentioned above, the memory disclosed in the '459 application does not receive the information indicating the number of words to be transferred. The memory of the '459 application simply responds to the sequentially applied address and control signals from the memory control device 2. The memory control device 2 receives, decodes and stores information that indicates the number of words to be transferred to memory 1 in a counter, and, based thereon, generates and sequentially applies the appropriate address and control signals necessary to write the appropriate number of words to memory 1. The information indicating the number of words to be transferred is not provided to memory 1.

Thus, for at least these reasons, the 159 application does not anticipate claim 161 or the claims which depend therefrom.

#### The '459 application Does Not Anticipate Claim 171

Claim 171 is directed to a method of operation of an integrated circuit, wherein the integrated circuit includes a memory array. Claim 171 requires, among other things, that the integrated circuit receive block size information. The memory device disclosed in the '459 application does not receive the information indicating the number of

words to transfer. Thus, for <u>at least</u> this reason, the `459 application does not anticipate claim 171 or its dependent claims.

### CONCLUSION

Applicants request entry of the foregoing Amendment. Applicants submit that all of the claims present patentable subject matter.

Accordingly, allowance of all of the claims is respectfully requested.

It is noted that should a telephone interview expedite the prosecution in any way, the Examiner is invited to contact Neil Steinberg at 650-944-7772.

Respectfully submitted,

Date: October 31, 2000

Neil A. Steinber Reg. No. 34,735 650-944-7772

	IN THE UNITED STATES PATENT AND	TRADEMARK OFFICE
In re Appli		)
	FARMWALD ET AL NOV 0 6 2000	) Art Unit: 2818
Serial No:	09/492,982	) )
Filed:	JANUARY 27, 2000	) Examiner T. Nguyen
Title:	METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH	)

Commissioner of Patents and Trademarks Washington, D.C. 20231

**BOX: NON-FEE AMENDMENT** 

Dear Sir

With respect to the above-identified application, transmitted herewith is an AMENDMENT (9 pages).

[ ] Please charge rny Deposit Account No. 50-0998 in the amount of \$\_\_\_ to cover the above fees. A duplicate copy of this sheet is enclosed.

[XX] The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 50-0998. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

Date: October 31, 2000 --

Noil A Steinberg Registration No. 34,735 650-944-7772

863 FH PG 0257

RECEIVED
HOV -9 2009
TC 2000 HAIL ROOM





Ms. Michiko Sites RAMBUS INC. 2465 Latham Street Mountain View, California 94040

Scrint/Patent No.: 09492.982

Filing/Issue Date. Immuny 27, 2000

Title: Method of Operating a Memory Device Having a Variable Oran Imput Length
Ally. Doctet No.: RA04102C3C

The following has been received in the U.S. Patent & Trademark Office on the date stamped hereon:

| Pethianinary Amendment ( pgs.) | Pethianinary Amendment ( pgs.) | Pethianinary Amendment ( pgs.) | Information ( pgs.) | Information ( pgs.) | Submission of Formal Drawings | Application - Rule 1.53(b) Continuation ( pgs.) | Submission of Formal Drawings | Notice of Appeal Brief ( pgs. in triplicate) | Application - Rule 1.53(b) CIP ( pgs.) | Application - Rule 1.53(b) CPA ( pgs.) | Response to Notice of Missing Parts | Transmittal Luter (in duplicate) | Free Transmittal Luter (in duplicate) | Declaration & RNA ( pgs.) | Medical Provisional ( pgs.) | Medical Provisional ( pgs.) | Medical Provisional ( pgs.) | Response to Notice of Missing Parts | Transmittal Luter (in duplicate) | Provisional RNA ( pgs.) | Medical Provisional ( induplicate) | Provisional RNA ( pgs.) | Medical Provisional ( induplicate) | Provisional RNA ( pgs.) | Medical Provisional ( induplicate) | Provisional RNA ( pgs.) | Medical Provisional ( induplicate) | Provisional RNA ( pgs.) | Medical Provisional ( induplicate) | Provisional

100Z 6 - AON

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C) In the Application of: FARMWALD et al. Serial No: 09/492,982 Art Unit: Filed: JANUARY 27, 2000 Before Examiner: T. Nguyen Title: METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH I hereby certify that this correspondence is being deposited with the United States Possal I Service as first class result with inflicient possage in an envelope addressed to the Commissioner of Patents and Trademarka, Washington, D.C. 2021 on

Dear Sir:

AMENDMENT

Sir:

In response to the telephone interview of November 217, kindly amend the application as follows: 2000, kindly amend the application as follows:

IN THE CLAIMS:

Kindly delete claim 175 (without prejudice).

Kindly amend the following claims:

Assistant Commissioner for Patents

Washington, DC 20231

Page 1

a memory controller, wherein the memory device by
a memory controller, wherein the memory device includes a
plurality of memory cells, the method of controlling the memory
device comprises:

providing first block size information to the memory device,
wherein the first block size information is provided by the
memory controller and defines a first amount of data to be input
by the memory device in response to a write request; and
issuing a first write request to the memory device, wherein
in response to the first write request the memory device inputs
the first amount of data corresponding to the first block size
information.

(Twice Amended) A method of operation of an integrated circuit, wherein the integrated circuit includes a memory array having a plurality of memory cells, the method of operation comprises:

receiving block size information <u>from a controller</u>, wherein the block size information defines a first amount of data to be input in response to a write request;

receiving a first write request; and

inputzing the first amount of data corresponding to the

block size information in response to the first write request.

### **REMARKS**

This Amendment seeks to place this application in condition for allowance. In the telephone interview on November 21, 2000, the Examiner expressed a concern that claim 151 could be interpreted in such a way as to read on Japanese Laid-Open 60-55459 (hereinafter "the Patent Application No. application"). While the Examiner recognized that memory 1 of the '459 application does not receive block size information, the Examiner expressed concern that the memory control device 2 together with memory 1 could be considered as the "memory device" of claim 151. While Applicants do not agree with this point of view, nevertheless Applicants have amended claim 151 to more particularly point out and distinctly claim the invention to recite a method of controlling a memory device by a memory Amended claim 151 also requires, among other things, that the first block size information is provided by the memory controller. Thus, both the memory controller and the memory device are expressly set forth in claim 151.

Applicants submit that all of the claims present patentable subject matter which definitely set forth the novel and unobvious features of Applicants' invention. Accordingly, Applicants respectfully request allowance of all of the claims.

It is noted that should a telephone interview expedite the prosecution in any way, the Examiner is invited to contact Neil Steinberg at 650-944-7772.

Date: November 22, 2000

Neil A. Steinberg Reg. No. 34,735

Respectfully submitted.

650-944-7772

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA INPUT LENGTH

Group Art Unit: 2818

Before

Examiner: T. Nguyen

Assistant Commissioner for Patents Washington, DC 20231

RECEIVED
NOV 27 2000
TECHNOLOGY CENTER 2800

### INFORMATION DISCLOSURE STATEMENT

Dear Sir:

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, submitted herewith is a modified Form PTO-1449, including a copy of all of the documents listed therein. In accordance with 37 C.F.R. \$1.97(c), authorization to charge:Applicants:deposit account for the fee set forth in 37 C.F.R. \$1.17(p) accompanies this statement.

All of the documents listed in the PTO-1449 have been recently identified by a Plaintiff in a pending U.S. District Court For The Northern District of California case, namely in <u>Hyundai et al. v.</u>

Rambus Inc., as prior art against the inventions claimed in the parent patent (i.e., U.S. Patent 6,034,918) of the instant application. An explicit reference to these documents is made on pages 24-25 of the INITIAL DISCLOSURE OF PRIOR ART UNDER LOCAL RULES 16-7 AND 16-8

(hereinafter the "INITIAL DISCLOSURE"). A copy of the INITIAL DISCLOSURE is also submitted herewith.

It is respectfully requested that the Examiner make his consideration of these references formally of record with the next-Action.

Date: November 17, 2000

Respectfully submitted,

Neil A. Steinberg Reg. No. 34,735 650-944-7772

Page -2-

ATTY. DOCKET NO. P043D2C3C SERIAL NUMBER 09/492,982 PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE APPLICANT(S) FARMWALD ET AL INFORMATION DISCLOSURE STATEMENT BY APPLICANT GROUP ART UNIT 2818 FILING DATE
JANUARY 27, 2000 U.S. PATENT DOCUMENTS FILING DATE SUB DOCUMENT NUMBER: DATE NAME EXAMINER INITIALS Veradi, et. al 365 78 2 TN 09/12/72 3,691,534 365 240 11/06/73 Wiener 3,771,145 500 St.Clair 7/3 4,231,1(4 10/28/80 08/14/84 Ohgishi, eL al 455 182.1 4,466,127 Hirota, et. al 348 714 4,536,795 08/20/85 10/07/86 Shida, et. al 358 451 4,616,268 211 12/16/86 Cameron 327 4,629,909 167 12/23/86 Hayne, et. al 711 4,631,659 356 375 アルグ 4,648,102 03/03/87 Riso, et. al FOREIGN PATENT DOCUMENTS TRANSLATION VERMO EXAMINER INITIAL DOCUMENT NUMBER SUB DATE COUNTRY

	OTHER DOCUMENTS (toeluding Author, Title, Date, Pertinent Pages, Etc.)
TNT	Takasugi, A. et al., "A Data-Transfer Architecture for Fast Multi-Bit Serial Acess Mode DRAM." 11 <sup>th</sup> European Solid State Circuits Conference, Toulouse, France pp.161-155 (Sep. 1985)
TNI	Amital, Z., "Burst Mode Memories Improve Cache Design," WESCON/90 Conference Record,   pp.º79-82 (Nov. 1990)
TNI	ikeda, Hiroaki et al., "100 MHz Serial Acess Architecture for 4Md Field Memory," Symposium of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990)
TNT	Schmitt-Landsiedel, Doris, "Pipeline Architecture for Fast CMOS Buffer RAMs," IEEE Journal of Solid-State Circuits, Vol. 25, No. 3, pp. 741-747 (Jun. 1990)

EPO

EPO

TNI

TNI

EP 0424774.

EP 0449052

05/02/91

03/29/90

EXAMINER TO DATE CONSIDERED 1/27/60

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

e grange, lugar

Sheet 1 of 5

#### Sheet 2 of 5

	Modified)	٦	ATTY, DOCKET NO. P0/3D2C3C	SERIAL N	UMBER 09/492,982	
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT		APPLICANT(S) FARM	WALD ET AL			
		FILING DATE JANUARY 27, 2000	GROUP A	RT UNIT 2818		
-	<del></del>		U.S. PATENT DOCUMENTS			
EVAMINER IV	CIMENT	DATE	NAME		SUB	ות

			I.S. PATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
TNT	4,6\$3,735	05/05/87	Novak, et. al	345	515	
	4,672,410	06/09/87	Morimoto, et. al	386	16	
	4,719,505	01/12/88	Katznelson	348	502	
	4,825,287	04/25/89	Baji, et. al	348	720	
	4,845,677	07/04/89	Chappell, et. al	365	189.02	
	4,873,671	10/10/89	Kowshik, et. al	365	189-12	
	4,876,670	10/24/89	Nakabayashi, et. al	365	174	
TNI	4,901,036	02/13/90	Herold, et. al	331	25	

		FORE	IGN PATENT DOCUMENT	\$		
EXAMINER INITIAL	DOCUMENT NUMBEL	DATE	COUNTRY	CLASS	SUB	TEAUTE ATTE
TNT	EP 0218523	05/30/89	EPO	1		
TNT	EP 0282735	09/21/88	EPO	T-		

	OTHER POSIMENTS (Including Author-Ville, Date, Pertinent Pages, Etr.)
725	K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)
THE	Horowitz et al., "MIPS-X: A 20-MIPS Peak 32-Bit Microprocessor with ON-Chip Cache", IEEE J. Solid State Circuits, vol. SC-22, No. 5, pp. 790-798 (Oct. 1987)
1-0.	Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI Circuit," 1976 IEEE International Solid-State Circuits Conference (Feb. 18, 1976)

EXAMINER TON T	. Noview	DATE CONSIDERED	4127100			
EXAMINER: Initial citation if reference was considered. Draw line through citative if not in conformance to MPI:P 609 and not considered. Include copy of this form with next communication to applicant.						

### Short 3 of 5

4/27/30

DATE CONSIDERED

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

PTO-1449 (Modified)  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY, DOCKET NO. P043D2C3C	SERIAL NO	JMBER 19/492,982		
		APPLICANT(S) FARMWA	LD ET AL		_	
INFORMAT	INFORMATION DISCLOSURE STATEMENT BY APPLICANT		FILING DATE JANUARY 27, 2000	GROUP A	CT UNIT. 2818	
			U.S. PATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	· NAME	CLASS	SUB CLASS	FILING DATE
TNI	4,979,145	12/18/90	Remington, et. al	711	106	
	5,009,481	04/23/91	Kinoshita, et. al	385	33	
	5.016.226	05/14/91	Hiwada, et. al	365	233	<u> </u>
	5,036,45'5	07/30/91	Busch, et. al	365	233	
	5.111,486	05/05/92	Oliboni, et. al	175	120	
-	5,123,100	06/16/92	Hisada, et. al	713	401	
	5,142,376	08/25/92	Ogura	386	29	
アルイ・	5,276,846	01/04/94	Aichelmann Jr., et. al	711	165	
			FOREIGN PATENT DOCUMENTS	·-		• •
EXAMINER INITIAL	DOCUMENT . NUMBER .	DATE	COUNTRY	CLASS	SUB C1.ASS	TLANCE AT LOW YEARS
						$\rightarrow$
<del></del>	OT1	HER DOCUME	NTS (laduding Author, Tide, Date, Perfl 1.65ns;64Ks4 DRAM with a 50M	nent Peges, E	it.)	<del>455</del>
WINT			s Conference Digest (Feb. 1986)	ne ornan	zerpotani	4-F-
-	<del></del>					
			$\times$	· · · · ·		
	-					

EXAMINER TAN 7.

NGUYEN

#### Sheet 4 of

. PTO-1449 (Modified)	ATTY. DOCKET NO. PO43D2C3C	SERIAL NUMBER 09/492,982	
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	APPLICANT(S) FARMWALD ET AL		
TINFORMATION DISCLOSURE STATEMENT BY APPLICANT	FILING DATE JANUARY 27, 2000	GROUP ART UNIT 2818	

U.S. PATENT DOCUMENTS SUB FILING DATE EXAMINER INITIALS NAME DOCUMENT NUMBER DATE 5 04/05/95 711 Bowster, et. al TNI 5,301, 278 355 375 11/01/94 Grover 5,361,277 Hashimoto, et al 5,684,753 11/04/97

		FC	DREIGN PATENT DOCUMENTS.		,		
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TEMOR	
TNI	WO 89/12936	12/28/89	PCT	,			
	JP 62-51509	03/06/87	Japan			YES	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Pinkham, Raymond, "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications," IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 6, pp. 999-1007 (Dec. 1984)

Ishimoto, S. et al., "A 256K Dual Port Memory," ISSCC Digest of Technical Papers, p. 38-39 (Feb. 1985)

Iqual, Mohaminad Shakaib, "Internally Timed RAMs Build Fast Writable Control Stores," Electronic Design, pp. 93-96 (August 25, 1988)

TNT Schnainter, William M. et al., "A 0.5-GHz CMOS Digital RF Memory Chip." IEEE Journal of Solid-State Circuits, vol. SC-21, no. 5; pp. 720-726 (Oct. 1980)

TNT Bursky, Dave, "Advanced Self-Timed SRAM Pares Access Time to 5 ns," Electronic Design, pp. 145-147 (Feb. 22, 1990)

Tomoji Takada et al., "A Video Codee LSI for High-Definition TV Systems with One-Transistor DRAM Line Memories," IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1656-1659 (Dec. 1989)

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

#### Sheet 5 of 5

PTO-1449 (Mortifled) 12-		ATTY, DOCKET NO. P0/3D2C3C					
U.S. D PATE	DEPARTMENT OF COMP NT AND TRADEMARK	MERCE '	APPLICANT(S) FARMWALD ET AL				
INFORMA	ATION DISCLOSURE ST BY APPLICANT	ATEMENT	FILING DATE JANUARY 27, 2000	GROUP A	RT UNIT 2818		
			U.S. PATENT DOCUMENTS				
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILI DA	
			1				
		<b>&gt;</b>			<u> </u>	├	
		<u> </u>			<u> </u>	L	
			FOREIGN PATENT DOCUMENTS	т			
EXAMINER	DOCUMENT	DATE	COUNTRY	CLASS	SUB CLASS	TEAKH	ATT W
				1			
			<u> </u>	.ll			
	OTHER DOCIJMENT	S (lariading Au	hor, Title, Date, Pertinent Pages, Etc.)				
TNS	Circuits, vol. SC-11	No. 5, pp. 62					
TNI	Gregory Uvieghara Solid-State Circuits	et al., "An On vol. 25, No. 1	-Chip Smart Memory for a Data , pp. 84-89 (Feb. 1990)	-Flow CPL	J," IEEE J	oumal (	of
TNT	8x4 WRITE Festu	re," IEEE Jour	D-MHz Multiport Video RAM was nat of Solid State Circuits, vol. 23	, no. 3, pp.	1133-1139	(Oct.	1988)
TNI	Hans-Jurgen Maususch et al., "A Memory-Based High-Speed Digital Delay Line with a Large						
TNI	Kanopoulos, Nick and Jill H. Hallenbeck, "A First-In, First-Out Memory for Signal Processing Applications," IEEE Transactions on Circuits and Systems, Vol. CAS-33, No. 5, pp. 556-558 (May 1986)						
					:		
EXAMINE	TAN T.	NEWSE	DATE CONSIDERED	4/276	<i>ა o</i>		
	EXAMINER: Initial cruation is reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.						

	IN THE UNIT ED STATES PATENT		,
in re Appli		).	
	FARMWALD ET AL.	) ) Art Unit: 2818	
Serial No:	09/492,982	)	-
Filed:	JANUARY 27, 2000	Examiner: T. Nguyen	•
Tide:	METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH		RECE HOV 27
	oner of Patents and Trademarks on, D.C. 20231	ENTER 2800	IVED .
	With respect to the above identified application, to NT and an <u>AMENDMENT</u> .		DISCLOSURE
Fees:			
Forsubmi	ssion of information Disclosure Statement under 37 CFR §1.97(c	c), the fee set forth in 37 CFR 51.17(p)	5240.00
<u></u>		TOTAL FEE DUE	5240.00
• • •	A check payable to the Commissioner of Patents a payment of the Total Fee Due.	nd Trademarks, in the amount of <u>s</u>	s enclosed as
	Please charge my Deposit Account No. <u>50-0998</u> in the of this sheet is exclosed.	amount <u>of \$240.00</u> to cover the above fees. Ad	
	The Commissioner is hereby authorized to charge overpayment to Deposit Account No. <u>50-0998</u> . A du	• •	or credit any
Date: Nove	ember 22. 2000	Respectivity submitted,  BS: Nell A Steinberg Registration No. 34,735 650-944-7772	,



Ms. Michiko Sites RAMBUS INC. 2465 Latham Street Mountain View, California 94040

Serial/Patent No.: 09/49/29/20
Title: Method of Operating a Memory Device Having a Variable Data Input Length
Atty, Docket No.: RAD13D2CC

The following has been received in the U.S. Patent & Trademark Office on the date stamped bereon:

| Amendment/Response (1 pgs.) | Pestition for Extension of Time (... month(s)) | Pestition for Extension of Time (... month(s)) | Information Distributions (... month(s)) | Information Distributions of Time (... month(s)) | Inf



# UNITED STATES JEPARTMENT OF COMMERCE Patent and Trademark Office Address: COMMISSIMER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

17/492982

09/492.982

01/27/00

FARMWALD

M P043D2C3C

DUNNER

MMC1/1128


Neil A Steinberg Esq Rambus Inc 2465 Latham Street Mountain View CA 94040

ART UNITED YE NAMER HAMER

DATE MAILED:

11/28/00

COMMISSIONER OF PATENTS AND TRADEMARKS
NOTICE OF ALLOWABILITY
An claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or a previously mailed), a Notice of Allowance and Issue Fee Due or other appropriate communication will be mailed in due course.
This communication is responsive to the Amendment filed on uferloo
176 -177 Mailored cialmia) Ware 151-174 and 176-177
☐ The drawings filed on are acceptable.
☐ Acknowledgement is made of a clulim for foreign priority under 35 U.S.C. § 119(a)-(d).
☐ All ☐ Some* ☐ None of the CERTIFIED copies of the priority documents have been
received.
received in Application No. (Series Code/Serial Number)
received in this national stage application from the International Bureau (PCT Rule 17.2(a)).
*Certified copies not received:
☐ Acknowledgement to made of a claim for domestic priority under 35 U.S.C. § 119(e).
A SHORTENED STATUTORY PERICID FOR REPLY to comply with the regularments noted below is set to EXPIRE THREE MONTHS FROM THE "DATE MAILED" of this Office action. Failure to timely comply will result in ABANDONMENT of this application. Extensions of 37 CFR 1.138(a).
☐ Note the attached EXAMINER'S /MENDMENT or NOTICE OF INFORMAL APPLICATION, PTO-162, which discloses that the cath or declaration is deficient. A SUBSTITUTE OATH OR DECLARATION IS REQUIRED.
M Applicant MUST submit NEW FORMAL DRAWINGS
pecause the originally filed drawings were declared by applicant to be informal.
Including changes required by the Notice of Draftperson's Patent Drawing Review, PTO-948, attached hereto or to Paper No. 12.
including changes required by the proposed drawing correction filed on which has been approved. It by the examiner.
Including changes required by the attoched Examiner's Chandmant/Comment
identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the reverse side of the drawings and the drawings should be filed as a separate paper with a transmittal letter addressed to the Official Draftperson.
Note the attached Examinar's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL
Any reply to this notice should include, in the upper right hand comer, the APPLICATION NUMBER (SERIES CODE/SERIAL NUMBER): It is applicant has received a Notice of Allowance and Issue Fee Due, the ISSUE BATCH NUMBER and DATE of the NOTICE OF ALLOWANCE should also be included.
Attachment(a)
Notice of References Cited, PTO-892
[P] Information Disclosure Statement(s), PTO-1449, Paper No(s)
Notice of Draftsperson's Patent Drawing Review, PTO-948
□ Notice of Informal Patent Application, PTO-152  TAN T. NGUYEN PRIMARY EXAMINER
☐ Interview Summary, PTO-413 GROUP 2800
☐ Examiner's Amendment/Comment
Examiner's Comment Regarding Requirement for Deposit of Biological Material
Examiner's Statement of Reasons for Allowance
PTOL-07 (New 847)
i All
··· 087_





UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

### NOTICE OF ALLOWANCE AND ISSUE FEE DUE

MMC1/1128

Neil A Steintera Esa Rambus Inc 2465 Latham Street Mountain View CA 94040 

				<u> </u>	11
IT-E HAPPUR	ATION NO. 1 TO A STATE PLING DATE	TOTAL CLAIMS	EXAMINER	AND GROUP ART UNIT	DATE MAIDED
19 3 3 16 19 4 4 4 4 1	09/492-982 01/27/0	00 026	NGUYEN. T		2818 0 72
First Named Applicant	FARMHALD.	35	USC 154(b) t	erm ext. =	O Davs
TITLE OF	METHOD OF OPERATING	MEMORY NEW	TOU HAUTHE A	MADIADIC NA	TA TAIDIN LEEST

											45.4
ATTY'S DOC	KET NO.	CLASS-6U	BCLASS	BATCH NO.	APPLN, T	YPE	SWALL ENT	ПΥ	FEE DUE	940	TE DUE
3	P043D20	;3C	365-2	33.000	V56	UTT	LITY	NO	\$124	0.00	02/25

THE APPLICATION IDENTIFIED ALIOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED.

THE ISSUE FEE MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OF THIS

APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED.

### HOW TO RESPOND TO THIS NOTICE:

INVENTION

- I. Review the SMALL ENTITY status shown above. · If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:
- A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or Ball the status is the same, pay the FEE DUE shown abova.
- If the SMALL ENTITY is shown as NO:
- A. Pay FEE DUE shown above, or
- B. File verified statement of Small Entity Status before of payment of 1/2 the FEE DUE shown above.
- Part B-Issue Fee Transmittal should be completed and returned to the Patent and Trademark Office (PTO) with your INSTITUTE Even if the ISSUE FEE has already been paid by charge to deposit account, Part B issue Fee Tradsmitt should be completed and returned. If you are charging the ISSUE FEE to your deposit account, section "4b" of Pa Britishia Fee Transmittal should be completed and an extra copy of the form should be submitted.
- Ill: All communications regarding this application must give application number and batch number.

  Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

MPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment maintenance fees. It is patentee's responsibility to ensure timely payment of maintain fees when due,

PATENT AND TRADEMARK OFFICE COPY

POL-65 (REV. 10-95) Approved for use through 087:0/99. (0651-0033)



# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD ET AL.

Serial No: 09/492,982

Filed: January 27, 2000

•

Title: METHOD OF OPERATING A MEMORY
DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Group

Art Unit: 2818

Before

Examiner: T. Nguyen

Assistant Commissioner for Patents Washington, DC 20231

Attn.: Official Draftsperson

### TRANSMITTAL OF FORMAL DRAWINGS

Dear Sir:

Enclosed herewith is one (1) set of fourteen (14) sheets of formal drawings for filing in the above-referenced patent application. The changes required by Applicants' proposed drawing corrections have been approved by the Examiner and incorporated into the attached formal drawings.

Applicants respectfully request that the enclosed drawings be accepted as formal drawings in the above-referenced application.

Date: December 9, 2000

Neil A. Steinberg

Reg. No. 34,735 650-944-7772

			PART B—ISSUE	EEE TOAMS	MITTAL	B	
						0	•
i púz etaldwo	nall this form, top	other with appable f	Assist	SUE FEE ant Commissio agton, D.C. 202	ener for Patenta 231	\$	
. *			RFC	FIVED			
ough 4 should be scelpt, the Palent rrespondence as ecitying a new outputs sintenance lee n	e completed where a n, advance orders ar ddress as indicated correspondence ad notifications.	n should be used for tran appropriate. All further con in notification of maintene unless connoted below or dress; and/or (b) indicati loss (agiby nah-up win any i	respondence includis ance less will be maile directed otherwise in ing a separate FEE	ngtho Issue Fee and to the current in Block 1, by (a) ADDRESS, (6)	essignment or formal drawing, mu	ittel. This certificate car s. Each additional paper st have its own certificat e of Mailling	wat be used if, such as an to of mailing.
18	Neil A S Rambus I	Steinberg Esc nc	mm	0101128	the United States Postal Service mail in an envelope addressed to the date indicated below.	with sufficient postage t	for first class
- 1		cham Street N View CA 940	040 💆 🕰	1 2 2000 1		<u></u>	epositor's name)
			THE STATE OF THE S	- 400		(5	goustine) .
			TAN	THE STREET			hate)
APPLICA	TION NO.	FILING DATE	TOTAL CLAIMS		EXAMINER AND GROUP ART U		ATE MAILED
	09/492.9	982 01/27/0	00 026	NGUY	EN. T	. 2818	11/28
First Named	FARMWA	ALD.	3	5 USC 15	54(b) term ext.	= 0 Day	3.
. Change of com	P043D2C	or Indication of "Pee Addre	-233.000	2. For printing	On the patent front page, list ,	\$1240.00	02/28
Use of PTO for	m(s) and Customer M orrespondence addre	umber are recommended, I sa (or Change of Correspor	but not required.	the name of member a rec	of up to 3 registered patent gents OR, attentatively, (2) a single-line (inving as a pistered attentey or agent) of up to 2 registered patent	leil A. Stein	ibecg
☐ "Fee Address	s" Indication (or "Fee	Address* indication form P	TO/SB/47) stached.	attorneys or ac	ents. If no name is listed, no		
	····			Tame all per			
PLEASE NOTE the holiston	E: Unless an assigned signed date is only ap- being submitted under mont.	E DATA TO BE PRINTED of bisindified bodow, no essappropiate when an essiger, resparate cover. Complete when the Lac.	ignes dats will appear ant has been previous	on the palant. y aubmitted to	4a. The totowing less are enclosed of Patents and Trademania):  Trade Trademania):  Advance Order - # of Copies	(make check payable in	) Commissioner
•	7 4		_		4b. The tollowing leas or deficiency		charged to:
(B) RESIDENC	Z (CII T & DIAIEO	R COUNTRY)  Mo +	ain View, C	A	DEPOSIT ACCOUNT NUMBER (ENCLOSE AN EXTRA COPY)	OF THIS FORM)	
I individual		ether byvrio blomb surify.		· Personal	Ff Issue Fee InCAthence Didos - 8 of Copum	مي.	2
		NO TRADIDIVARKS IS 1000		ue Fee to the app		***	<del>§</del>
Authorized Signal		マピン	(Date)				<del></del>
		and from enviole other than in inserest as shown by the	the applicant; a regist		,		86093
OTE: The Issue or agent; or the as					•		2
NOTE: The Issue or gent or the as Trademark Office.  Burden Hour St depending on this is complete that Office, Washingt ADORESS. SEI	tetement: This form a needs of the indivi- form should be sen ton, D.C. 20231. DO ND FEES AND THIS	is estimated to take 0.2 h dual case. Any comment to the Chief Informatic D NOT SEND FEES OR S FORM TO: Box Issue I	ts on the amount of the Complete Policy Completed Form	me required Trzdemark AS TO THIS	· · ·		15.00 CB
NOTE: The Issue or agent, or the as Tradomark Office. Burden Hour St depending on this to complete this backleng ADORESS. SE Patenta, Washing Under the Paper	tatement: This form e needs of the indivi- form should be sen ton, D.C. 20231. DC ND FEES AND THIS signon D.C. 20231 twork Reduction Act	dual case. Any command a to the Chief Information O NOT SEND FEES OR	Is on the amount of the CHRONIC Patent and COMPLETED FORM Fee, Assistant Commercial Comm	me required I Trzdemark AS TO THIS missioner for	•		17000 MISE 9000002 : 1142 1240,00 G

DEC 1 2 2000 MADENANT the Application of:

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

Deace

Group

Before

Art Unit: 2818

Examiner: T. Nguyen

FARMWALD ET AL.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

METHOD OF OPERATING A MEMORY Title: DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

Attn: Box Issue Fee

### TRANSMITTAL OF PAYMENT OF ISSUE FEE

Dear Sir:

Transmitted herewith for the above-referenced application are:

[XX]-Issue Fee Transmittal Form Plox-85B.

(XX) Utility Fee: \$1,240.00.

[XX] Advance Order - # of Copies <u>5</u>.

[ ] A check in the amount of \_\_\_\_\_ \_ is attached.

[XX] The Assistant Commissioner is hereby authorized to charge and credit Deposit Account No. 50-0998 as described below. A duplicate copy of this sheet is enclosed.

(XX) Charge the amount of \$1,255.00.

[XX] Credit any overpayment.

[XX] Charge any additional fee required.

Respectfully submitted

Date: December 3, 2000

Neil A. Steinberg Reg. No. 34,735

650-944-7772



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. RA043D2C3C)

In the Application of:

\_FARMWALD, ET.AL.

Serial No.: 09/492,982

Filed:

**JANUARY 27, 2000** 

Title:

METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH 2818

Assistant Commissioner for Patents Washington, DC 20231

### Certificate of Mailing Under 37 CFR 1.8

I hereby certify that the attached 1) Transmittal of Formal Drawings (1 page and 14 sheets of Formal Drawings); 2) Transmittal of Payment of Issue Fee (1 page and 1 copy thereof); and 3) Issue Fee Transmittal (1 page and 1 copy thereof) is/are being deposited with the United States Postal Service with sufficient postage as first class U.S. mail in an envelope addressed to:

Assistant Commissioner for Patents Washington, D.C. 20231


on December 8, 2000.

(Olginaldic)

Michiko Sites

(Print Name of Person Signing Certificate)







Ms. Michiko Sites RAMBUS INC. 2465 Latham Street Mountain View, California 94040

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Atty. Docket No. RA043D2C3C)

APPLICANT: FARMWALD ET AL.

FILED: January 27, 2000

SERIAL NO.: 09/492,982

METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH

### RECEIPT OF THE FOLLOWING PAPERS IS ACKNOWLEDGED

Issue Fee Transmittal (1 page and 1 copy thereof)
 Transmittal of Payment of Issue Fee (1 page and 1 copy thereof)
 Transmittal of Formal Drawings and formal drawings (1 page and 14 sheets)

DATE: DECEMBER 8, 2000

ATTY: NAS

#13

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

:In the Application of:

FARMWALD et al...

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Group

Art Unit: 2818

Before

Examiner: T. Nguyen

Assistant Commissioner for Patents. Washington, DC 20231

**FAX RECEIVED** 

INFORMATION DISCLOSURE STATEMENT

JAN 3 0 2001

Dear Sir:

" PETITIONS OFFICE

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, submitted herewith is a modified Form PTO-1449, including a copy of all of the documents listed therein.

The documents listed in the PTO-1449 have been recently identified in a Notice of Opposition filed against European Patent EP 1 004 956 (Hereinafter the \*OPPOSITION\*). EP 1 004 956 contains claims that are similar to claims in U.S. Patent 6,034,918, the parent of the instant application. A copy of the OPPOSITION is also submitted herewith.

It is respectfully requested that the Examiner make his consideration of these references formally of record with the next Action.

Respectfully submitted.

Date: January 29, 2001

Neil A. Steinberg Reg. No. 34,735 650-947-5325

Page -1-

0100

RAKBUS

01/10/2001 07:58 FAX 650 947 5001

Not found in USPTO file:

**FORM PTO-1449** 

(Note: This PATENTEC-generated page is not a part of the official USPTO record)

Notice of 0	pposition to a Europe	an Patent	To the European Patent
Taburthan Plafts		1	1
	,		for EPO use o
L Patent opposed		Opp. No. OPPO (1)	٦.
	Patent No.	EP 1 004 956 B1	4
·	Application No.	000101832.4	
Orto of mention of the	Appuration No. a grant in the European Patent Bulletin (Art. 97(4), 89(1) EPC)	03.01.2001	-
Title of the bryuntion:	CATE STATE, BUT I ENGI	00.01.2501	<del></del>
METHOD OF OPERATING A		DRY HAVING A	
II. Proprietor of the Patent	RAMBUS INC.		
first nemed in the parent specification			1
Opponent's or representative's reference	Ti free 15 spread	CST/M70815G(D1)	OREF
III. Opponent		OPPO (20	<del> </del> -
Name	MICRON EUROPE LIN	<del>!!!!!!!!!!!</del>	7
Address	Micron House Wellington Business Park Dutee Ribs Crowthorne Bentshirs RG45 6L6		
State of residence or of principal	UNITED KINGDOM  UNITED KINGDOM		-
place of business			+
Telephone/Telex/7ex	twither apparents see edditioned	morrisms soldings are smile	1
V. Authorisation	twinu expensits see sadibana	ahed.	<del> </del>
1. Representative		OPPO (50)	4
(Name only one representative to whom notification is to be made)	Christopher Stephen Tunstall		1
Name	Harrison Goddard Foote		
Address of place of business	Tower House Memon Way Leeds LS2 BPA UNITED KINGDOM		
Takephone/Telex/Fex	+44 113 290 1400	-44 113 244 2828	<del> </del>
Additional representative(s)	ton additional sheet/see authorisa		}
2. Employee(s) of the opponent	Manage in		1
authorised for these opposition proceedings under As, 123(3) EPC	Zur	Kasse	
Authoriestionisi	( [7]		
To 1./2	premare pean registered		

EP00101832.4 +48 89 23834 OF · CCITT EOF 8CV VON FRA HIENCHEN 01 Tashe Notice of Opposition to a European Patent European Patent Offi for EPO use only Patent opposed OPPO ID Opp. No. EP 1 004956 B1 Data of mantion of the grant in the European Patent Bulletin (Art. 91(4), 95(1) EPC) Title of the investion: Proprietor of the Patent large named in the patent specification Opponent a or representative's reference twee 15 exerci-OREF Opponent OPPO 12 MICRON TECHNOLOGY ITALIA, S.R.L. Via Antonia Padnotii 5/7 Nucleo Industrial (AQ) Building #2 87051 Avezzano (AQ) Italia Surre of residence or of principal ITALY place of business Telephone/Teles/Fax IV. Authorisation OPPO (S) 1. Representative (Name only the representative to whom notification is to be made) Address of place of business Additional representative(s) (aobseinarus escreents lenatribbs nai OPPO ISI 2. Employee(s) of the apparent authorised for these opposition proceedings under Art. 137(3) EFC not considered necessary To 1./2. laters endosed Printed:05-01-2001

				lar EPO u
٧.	Opposition is filed agains	<u> </u>		•
	- the patient as a whole	X		
	- clasms? ka(s)	Claims 1-21		
VI.	Grounds for opposition:		•	
	Opposition is based on the foli	owing grounds:	- 1	•
	(d) the subject-matter of the Euro because.	spear patent opposed is not patentialism (Ars. 100(a) EPC)		
	- tisnano- (Ar. SZT): 3	• EPCI	K	
	— £ does not involve an inve	ntive step (Art. \$2(1); 56 EPC)	X	•
	<ul> <li>patenziófity is enclused on other grounds, i. a.</li> </ul>	Art	ᄅ	
			1	
	th the paters compared does not t	tiscess the invention in a manner sufficiency clear and complete		
		son skilled in the ert (Arr. 100fb) EPC: see Arr. 83 EPC).	X	
	(d) the sucjet2-matter of the pater of the earner application as the	nt opposed extends beyond the content of the application/ of (Art. 100/cf EPC. see Art. 123/th EPC).	×	
Vī.	Facts and arguments			
		tion are submitted herewith on a separate sheet (Arres 1)	$\boxtimes$	
en i	Other company		Times 1	
	Other requests: the Patent be revoked in	ite entirety		
	•	TO EXPEDITED HANDLING.	. [	
		· .		
		·	1	
			1	
			}	
		»	ł	
	•		ł	

X.		for EPO m
	Evidence presented	
	addit Geri a i san san = X	
٨	Publikations	Politication date
	; International Patent Application WO91/18880, Published October 31, 1991 ("The Parent Application")	, .
	Particular rate-since (page, column, line, lig.)	
	See Statement of Grounds of Opposition	
	2 US Patent 4,763,249, Published August 9, 1988 ("Bomba")	
	Particular researce (tage, column, line, fig.); See Statement of Grounds of Opposition	
	1 US Patrol 4,394,763, Published July 19, 1983 ("Penzel")	
	Particular relevance (cope, column, line, fig.); See Statement of Grounds of Opposition	
	US Patent 4,785,428, Published November 15, 1988 ("Bajwa")	
	Particular reterance (page, column, lina, fig.): See Statement of Grounds of Opposition	
	5 The Scalable Coherent Interface Project (SuperBus)*, SCI-22Aug88-doc (*SCI A*)	
	Periodic reterance (page, column, the Agit: See Statement of Grounds of Opposition	
	6 "Scalable Coherent Interface", SCI-28Nov88-doc20 ("SCI B")	
	Perious resource tage, column, ine fig.:  See Statement of Grounds of Opposition	
	P1598: 'SCI, A Scalable Coherent Interface", SCI-28Nov88-doc 2 ('SCI C')	<del></del>
	Perticular robovanco (pago, column, link, fig.)	ç.
	Particular retriance (page, column, link, fig.) See Statement of Grounds of Opposition	
<b>B.</b>	See Statement of Grounds of Opposition	
<del>_</del>	See Statement of Grounds of Opposition  Continued on additional sheet	
<del>_</del>	See Statement of Grounds of Opposition  Continued on additional sheet	
В.	See Statement of Grounds of Opposition  Continued on additional sheet	

l rv	Evidence presented	for EPO u
۱ <b>۰</b> ۰۰	Extraction by Leavening Contract =	
	wo the reach at the control at the c	
A	Publications:	Privinsins deta
	1 "Proposal for Clock Distribution in SCI" - 5/5/89 ("SCI D")	
	Percular retwerce (page, column, the, fig.). See Statement of Grounds of Opposition	
	2 Norsk Data Report - "A Proposal for SCI Operation" by Knut Aines - November 1988 ("SCI E")	
	Perceutar resources (page, column, Ona, lig.):	
	See Statement or Grounds or Opposition  3 "Scalable I/O Architecture for Buses" by David V. James, SCI-28Nov88-doc3 (SCI F")	
	3 Scalable 10 Acquire to Buses by David 4. Jaines, GOI-2DHQ100-0000 (SCI F )	·
	Pariscusa: relevar co (page, column, fina, fig.):	•
	See Statement of Grounds of Opposition	
	Motorcia t/C88200 Cache/Memory Management Unit User's Manual, Published 1988 ("MC88200")	l
	Perocular retover on (page, column, fine, fig.):	
•	See Statement of Grounds of Opposition	
	Japanese Patent Application No. S63-142445, Published June 14, 1988, and English Translation (Taguchi')	
	Particular relevance (page, column, limit, fig.);	
	See Statement of Grounds of Opposition	
	6 US Patoni 4,315,308, Published February 9, 1962 ('Jackson')	- ;
	Periocular retevence (page, column, line. fig.):	
	See Statement of Grounds of Opposition	·
	Japanese Patent Application Sho 62-71428, Published October 5, 1988, and English Translation ("Yamaguchi")	
	Parucular relevance (page, column, line, fig.):	
	See Statement of Grounds of Opposition	
	Continued on additional sheet	
B.	Other evidence	
		•
	*	
	Continues an additional sheet	

				for EPG us
Evidence presented			_	IN E C C
	•	Enclosed	=	l
		we so first at a busy day	= X	1
Publications				Patriculas data
1 GigaBit Lagic, 1989 GaAs IC Data Bo 258'4-Bit Registered Self-Timed SRA	ook & Designer's Guide. M ("GigaBit")	August 1989, 12G01	4,	·
Particular relevance (pega, column, link, fig.):				
See Statement of Grounds of Opposit	uon			
2 US Patent No. 4,499,538, Issued Feb	ruary 12, 1985 ("Germma	37)		
Particular relevance (page, column, line, fig.):				
See Statement of Grounds of Opposit	tion			
Japanese Palent Application Sho 62- Translation ("Kumagel")	185253, Published Janua	ary 31, 1989, and Er	nglish	
Particular reservance losce, column. See, fig.):				
	tion			
4 UK Paterd Application GB-2,197,553.	Published May 18, 1988	("Lofgren")		
Particular reference (page, columns, line, fig.):				
	tion			
		1990, 'An On-Chip S	mert	35
Panicular relevance (page, column, tine, fig.);			]	
· · · · · · · · · · · · · · · · · · ·	ion	•		
	uary 13, 1987, ("Flora"), (	as Exemplifying Con	nmon	ne ja jadest
			ł	
• •	ion		- 1	
Japanese Patent Application JP-A-01-		ember 15, 1989, and		
· · · · · · · · · · · · · · · · · · ·			ļ	
See Statement of Grounds of Opposit	on			
	Continus	ed on additional sheet	X	
A			一一	
Other evidence			- 1	
			- 1	
			- 1	
		•	]	
		•	!	•
			- 1	
•			1	
	Cogrie	i on actitalonal enema		
			4	
	Publications  1 GigaBit Logic, 1989 GaAs IC Data Bo 258 '4-Bit Registered Self-Timed SPA  Perduse retevance logs, column, and, fight See Statement of Grounds of Opposit  2 US Patent No. 4,499,538, Issued Feb  Perduse retevance logs, column, line, fight See Statement of Grounds of Opposit  3 Japanesio Patent Application Sho 82- Translation ("Kumagal")  Perduse retevance logs, column, line, fight See Statement of Grounds of Opposit  4 UK Petent Application GB-2,197,553.  Particular retevance logs, column, line, fight See Statement of Grounds of Opposit  5 IEEE Journal of Solid State Curcuits, Nemory for a Data-Flow CPU" ("Uvice retevance logs, column, line, fight See Statement of Grounds of Opposit  5 US Patent No. 4,637,018, Issued Jani — General House logs, column, line, fight See Statement of Grounds of Opposit  5 US Patent No. 4,637,018, Issued Jani — General House logs, column, line, fight See Statement of Grounds of Opposit  5 Japanesso Patent Application JP-A-01 English Translation ("Kosugi")  Parcular reterence logs, column, line, fight	Publications:  1 GigaBit Lagic, 1989 GaAs IC Data Book & Dasignar's Guide, 258'4-Bit Registered Self-Timed SPAM ("GigaBit")  Perduter retrance (pops, column line, fig.):  See Statement of Grounds of Opposition  2 US Patent No. 4,499,536, Issued February 12, 1985 ("Germine Particular reterrace (page, column, line, fig.):  See Statement of Grounds of Opposition  3 Japanesto Patent Application Sho 82-185253, Published Januar Translation ("Kurnagel")  Pertucular reterrace (page, column, line, fig.):  See Statement of Grounds of Opposition  4 UK Patent Application GB-2,197,553, Published May 18, 1986;  Paticular reterrace (page, column, line, fig.):  See Statement of Grounds of Opposition  3 IEEE Journal of Solid State Circuits, Vol. 25, No. 1, February 1 Memory for a Data-Flow CPU" ("Uvleghara")  Pertucular reterrace (page, column, line, fig.):  See Statement of Grounds of Opposition  5 US Patent No. 4,637,018, Issued January 13, 1987, ("Flora"), includer reterrace (page, column, line, fig.):  See Statement of Grounds of Opposition  7 Japanesso Patent Application JP-A-01-284132, published Nove English Translation ("Koasugi")  Percular reterrace (page, column, line, fig.):  See Statement of Grounds of Opposition  Control  Other evidence	Publications:    GigaBit Logic, 1989 GaAs IC Data Book & Dasignar's Guide, August 1989, 12G01 258'4-Bit Registered Self-Timed SRAM ("GigaBit")    Paracutar retreate (page, column, line, fighth See Statement of Grounds of Opposition   US Patent No. 4,499,536, Issued February 12, 1985 ("Germas")    Paricutar retreates (page, column, line, fighth See Statement of Grounds of Opposition   Japanese Patent Application Sho 62-185253, Published January 31, 1989, and Entranslation ("Kumagel")    Particutar retreates (page, column, line, fighth See Statement of Grounds of Opposition   UK Patent Application GB-2,197,553, Published May 18, 1988 ("Lofgren")    Particutar retreates (page, column, line, fighth See Statement of Grounds of Opposition   UK Patent Application of Column, line, fighth See Statement of Grounds of Opposition   US Patent No. 4,637,018, Issued January 13, 1987, ("Flora"), as Exemplifying Continuate reterates (page, column, line, fighth See Statement of Grounds of Opposition   US Patent No. 4,637,018, Issued January 13, 1987, ("Flora"), as Exemplifying Continuates (page, column, line, fighth)   See Statement of Grounds of Opposition     Us Patent No. 4,637,018, Issued January 13, 1987, ("Flora"), as Exemplifying Continuates (page, column, line, fighth)   See Statement of Grounds of Opposition     Us Patent No. 4,637,018, Issued January 13, 1987, ("Flora"), as Exemplifying Continuates (page, column, line, fighth)   See Statement of Grounds of Opposition     Us Patent No. 4,637,018, Issued January 13, 1987, ("Flora"), as Exemplifying Continuates (page, column, line, fighth)   See Statement of Grounds of Opposition	Publications:  1 GigaBit Logic, 1989 GaAs IC Data Book & Dasignar's Guide, August 1989, 12G014, 256 '4-Bit Registrand Ser'-Timed SRAM ('GigaBit')  Particutar retentate page, column has fig:  See Statement of Grounds of Opposition  2 US Patient No. 4,499,536, Issued February 12, 1985 ('Germma')  Particutar retentate (page, column, bits, fig):  See Statement of Grounds of Opposition  3 Japanesis Patient Application Sho 62-185253, Published January 31, 1989, and English Translation ('Kumagai')  Particutar retentate page, column, fins, fig):  See Statement of Grounds of Opposition  4 UK Patient Application GB-2,197,553, Published May 18, 1988 ('Lofgren')  Particutar retentate bage, column, fins, fig):  See Statement of Grounds of Opposition  5 IEEE Journal of Solid State Circulis, Vol. 25, No. 1, February 1990, 'An On-Chip Smart Memory for a Deta-Flow CPU' ('Uvlaghara')  Particutar retentate (page, column, fins, fig):  See Statement of Grounds of Opposition  1 US Patient No. 4,637,018, Issued January 13, 1987, ('Flora'), as Exemplifying Common Cesamoutic fundation ('Kosugit')  Purcular retentate (page, column, fins, fig):  See Statement of Grounds of Opposition  1 Japanesia Patient Application (PA-01-284132, published November 15, 1989, and English Translation ('Kosugit')  Purcular retentate (page, column, fins, fig):  See Statement of Grounds of Opposition  Continued on additional states.

IX.	Evidance presented			for EPO u
u.	Evidance bresented	· Enctraced	<u> </u>	1
	•	· will be high at a larger duct		<b>i</b> .
			LE	i
A	Publications:			Publication
	Motorola MC88200 Cache/Memory Management Unit User	's Manual, Published 1	989,	
	as Exemplifying Common General Knowledge ("MC88200"	)		
٠	Particular relevance (page, column, line, fig.):			İ
	See Statement of Grounds of Opposition			
	2 US Patert 4,680,738, Published July 14, 1987 ("Tam")	• .		
	Perioder relevance (page, column, the, Fg.): See Stattsment of Grounds of Opposition			
	···			
	3 US Patent 4,330,852, Published May 18, 1982 ("Redwine")			
	Continue and the second second from the Asia			
	Pertode relevance longs, column line, fig.: See Statement of Grounds of Opposition			
	dec digitiment of direction is Opposition			
	•		ļ	
			i	
	Particular relevance (page, column, time (ig.);		1	
	5	•	· . ]	
		•	i	
	Particular relevance (page, column, time fig.);		- 1	
		<del>. –</del>		
	6	•	- 1	
		and the state of the second	į,	e eerma
	Particular relevance (page, column, line, fig.):		·	
	7		- 1	
			1	
	Particular relevance (page, column, line, fig.):		1	
	·	,		
	Corne	ruct on additional sheet."		
	Other evidence		-7	
			. 1	
	• •			
	•		ļ	
	•			•
	•			
	Corrin	ued on additional sheet	7	
			ч	

м. (п. )	1.2 (1.2 )	ΡĮ
X. Payment of the opposition fee is made	for EPO L	<b>/38</b>
X as indicated in the enclosed volunte for paymen	nt of fees and costs (EPO form 101/8)	
( ) as a street of a secreta secreta in haling		
XI List of documents		_
[creat	No. of course	
Re.	}	
0 Form for notice of apposition	2 -	
1 Facts and arguments (skill VIL)	2	
2 Copies of documents presented as evidence (se	eiu	
Za — Publications	text ( such	
Zb Cther documents	tour 2 of coord	
3 Signed and consequently trace (V.1		
4 Youther I'm payment of fees and costs (see X)		
S Cineque		
6 Addizional sheedd	2 Inn 7 of Each	
7 Other (picase specify here)*		
•		
•		
	and the second s	
min man and a grant of the first of the firs	The state of the s	-
•		
· · · · · · · · · · · · · · · · · · ·		
XII. Signature		
of opponent or representative		
χ		
Leeds, UNITED KINGDOM		
January 3, 2001	·	
0 - 0-11		
Cuild	·	
•		
hristopher Stephen Tunslali	·	

CCITLECM- +49 88 239044C5;410

### EUROPEAN PATENT NO. 1 004 956

### STATEMENT OF GROUNDS OF OPPOSITION

### I. ADDED SUBJECT-MATTER ART. 76(1) EPC

1.1. The Patent discloses subject-matter not disclosed in the Parent Application as originally filed on two counts, namely impermissible claim broadening and impermissible interpredists claim generalisations.

### 1.2. Impermissible Claim Broadening

- 1.2.1.1. The Parent Application disclosed and claimed several different alleged inventions. It is necessary to determine to which of these the granted claims relate, otherwise the comparison required by Art. 76(1) EPC estants be made. In total, there were 7 objectives of the invention and 21 independent claims. The interrelationships between the objectives and claims need not be explored here in full. For present purposes, it is clear that granted claim 1 is based upon PCT claim 38, this being the broadest claim to modifiable data block size transfers. This was atknowledged by the parentee in its representative's lenter dated 28 January 2000, numbered para. 1. It is also clear that neither PCT claim 38 nor granted claim 1 provides any solution to the 6 uriginal objectives that have not found their way into the Patent.
- 1.2.2. The one objective of the alleged invention as set out in the Parent Application that survived in the Patent was this.
  - i.2.2.1. "One object of the present invention is to use a new bus interface built late semiconductor devices to support high-speed access to large blocks of data from a single memory device by an external user of the data, such as a nicroprocessor, in an efficient and cost-effective manner." [Parent Application, 6:8-12]. This will be referred to as "objective 1."
- 1.2.3. However, one of the 6 abandaned objectives, or rather one part of a compound objective, is relevant to the present discussion as follows.
  - 1.3.3.1. "Yet another objective of this invention is to provide a method for transmitting address, data and commol information over a relatively narrow bus ..." [Parent Application, 6: 21-23]. This will be referred to as "objective 2."
- 1.2.4. PCT claim 38 is a dependent claim. It depends from PCT claim 28. PCT claim 28 depends from PCT claim 26. PCT claim 26 depends from PCT claim 25. PCT claim 25 is an independent claim. In these chromatances, it is not altogether surprising that PCT claim 38 can be shown not to achieve any of the 7 primary objects of the invendon. That is a privilege normally reserved for independent claims rather than claims three steps lower in the hierarchy.
- 1.2.5. If any objective was achieved by PCT claim 25, It was objective 2
  - 1.2.5.1. PCT claim 25 rends as follows.
    - "25. A bus subsystem comprising:

      two semiconductor memory devices connected in parallel to a bus,
      wherein one of mid semiconductor devices is a master device,
      sald master device including a memor for initiating bus transactions,
      asid bus including a phrality of two limes for carrying substantially
      all address, data and control information needed by said devices.

Printed:05-01-2001

9

CCITI ECH- ++8 80 2300+4051411

said control information including device-select information, said but containing substantially fewer lines than the number of bits in a single address, and

said bus carrying device-solect information without the need for separate device-solect lines connected directly to individual devices on said bus, whereby said means device initiates bus transactions which transfer information between said semiconductor devices on said bus."

- 1.2.5.2. This claim clearly relates to a bus subsystem. The bus includes a pharality of bus lines for carrying substantially all address, data and control information needed by the device for communication with substantially every other device connected to the bus, and has substantially fewer bus lines than the number of bits in a single address. A bus including a pharality of such general purpose lines, each carrying in a time-multiplexed manner substantially all address, data and control information aceded by the device for communication with substantially every other device connected to the bus, and having substantially fewer bus lines than the number of bits in a single address, will be referred to in the present document as a "highly multiplexed bus." That the Parent Application was concerned with such a bus is constantly relaforced throughout the Parent Application including the summary of the invention and the beginning of the specific description [Parent Application, 7:10-19; 7:25-8:2; 11:16-25]. In addition, the bus subsystem of PCT claim 23 requires device selection to be accomplished using the control information carried by the bus.
- 1.2.3.). The bus is clearly a "relatively narrow bus" as required by objective 2. It is explicitly said to contain "substantially fewer bus lines than the number of bin in a single address." The operation of the bus subsystem of cleane 25, with the master device initiating bus transactions over a bus that carries substantially all address, dam and control information needed by the devices and contains substantially fewer lines than the number of bits in a single address, amounts to a "method for transmining address, data and control information over a relatively natrow bus ..." as required by objective 2.

### 1.26. Objective I was not achieved by PCT claim 25

memory device ... In an efficient and cost-effective manner." PCT claim 25 makes no reference to the transfer of large blocks of data, our indeed of blocks of data of any size. Nor does it make reference to memory devices, it contains no lategers that in any way determine the ability of the bus subsystem to achieve objective 1. Whether or not the bus subsystem of claim 25 can meet objective 1 depends upon manner that do not form the subject of claim 25. These matters instude the measures described in "DRAM Column Access Modification" [Parent Application, 59-4-62-2]. These measures quite clearly concern a "bus interface built into semiconductor devices." They include internal UO multiplexing, allowing the interfacing of a memory device rouning at a relatively slow internal clock rate with the high-speed bus of the alloged invention [Parent Application, 60:1-6]. This increases the bandwidth of DRAM access [Parent Application, 59:19-2; 61:3-13]. It was acknowledged that the invention lay not in these measures per se, but in their use with the high-speed highly multiplexed bus of the invention [Parent Application 59:23-23]. These measures were the subject-matter of claims 82-90 and 114-123 of the Parent Application. This fits into the expected acheme of things: a number of these claims are independent.

1.2.6.2. As has been shown, if any of the primary objectives of the Invention was achieved by PCT claim 25, it was objective 2, it is hardly surprising that objective 1 was not achieved by this claim. One would not normally expect a

Printed:05-01-2001

10

XCV\_VINTERA\_HITENCHEN UT

EP00101832.4

Obbos

single independent claim to achieve two distinct and unrelated primary objectives of the invention.

### 1.2.7. Objective I was not achieved by PCT claim 26

1.2.7.1. PCT Claim 26 restricts PCT claim 25 to the case of a memory device connected to the bus, having one or more discrete memory sections and a modifiable address register to store memory andress information which corresponds to the one, or each, discrete memory section. The bus is on integer of PCT claim 25. Whilst PCT claim 26 montlons a memory device, it says nothing that concerns "high-speed access to large blocks of data" from the memory device "in an efficient and contenfective manner."

### 1.2.8. Objective I was not achieved by PCT claim 28

- 1.2.8.1. PCT claim 28 restricts PCT claim 26 to packet-based split-cycle transactions, in which the request packet from the bus master includes address and control information. The address information points to at least one memory location within a discrete memory section of the memory device. The memory section and memory device are integers of PCT claim 26. The control information includes information about the requested bus transaction and about the access time (corresponding to a number of bus cycles that need to intervene before bus access begins). PCT claim 28 says nothing that concerns "high-speed access to large blocks of data" from the memory device "in an efficient and contenfective manner."
- 1.2.8.2. In relation to access times, an integer of PCT claim 28, there are few references in the Parent Application. One reference however reads as follows.

"A request packet and the corresponding bus access are separated by a selected number of bus cycles, allowing the bus to be used in the intervening bus cycles by the same or other masters for additional requests or brief bus accesses. Thus multiple, independent secresses are permitted, allowing maximum utilisation of the bus for transfers of short blocks of data. Transfers of long blocks of data use the bus efficiently even without overlap because the overhead data to the bus afficiently even without overlap because the overhead data to the bus afficiently even without overlap because the overhead data to the bus afficiently and access times is small compared to the total time to request and transfer the block" [Parent Application, 15:23-16:7].

- 1.2.8.3. This passage is a very clear statement of the advantages of modifiable access times. In the transfer of short blocks of data, modifiable occess times allow for interleaving of requests and thus greater efficiency. In the transfer of long blocks of data, the need to transfer access time information on the bas is an overhead. It reduces afficiency. There is so possibility of interleaving long block requests. The preferred embodiments described in the Parent Application do hot allow it. However, this overhead is an acceptable efficiency reduction because, compared with the overall length of the transaction, the overhead is small.
- 1.2.8.4. Objective 1 concerns "high-speed access to here blocks of data ... in an efficient and cost-effective manner." Modifiable access times compilere nothing to the achievement of that objective; as acknowledged in the Parent Application itself, they detrag from it. PCT claim 28 flustrates this objective.

### 1.2.9. Objective I was not achieved by PCT claim 38

1.2.9.1. FCT claim 38 restricts PCT claim 28 to sintentions in which the control information includes a block-size value that encodes and specifies the size of

Printed:05-01-2001

11

++9 89 2399±465,413 OPPO

the block of data to be transferred. The control information is an integer of PCT claim 28. Here at last, in a thrice dependent claim, an afterthought to an afterthought to an afterthought to an afterthought is a reference to the transfer of a block of data. Claim 38 does not require that the size of the data block be large. The claim says nothing about whether the block is small or large. Moreover, claim 38 merely states that the size of the data block to be transferred is specified in the transaction request packet. It says nothing that determines whether the data block transfer is high-speed, efficient or cost effective, merely that its size can be determined. As discussed above, the answers to these questions lie in subject-matter that is entirely obsert from the claim and is to be found in PCT claims 62-90 and 114-123.

- 1.2.10. To summarise, the granted claims find their basis in thrice dependent PCT claim 38. Independent PCT claim 25 from which PCT claim 38 ultimately depends, achieves (if anything) objective 2 and does not achieve objective 1. Objective 1 is not achieved by PCT claims 25 or 18 or any intervening claim, but is achieved by wholly different claims with wholly different subject-matter. PCT claims 38 and granted claim 1 schiove none of the primary objectives of the alleged invention.
- 1.2.11. The Technical Board of Appeal case law on claim broadening is settled,
  - 1.2.11.1. The test for whether claim broadcoing is contrary to Art. 123(2) EPC, and therefore Art. 76(1) EPC also, was clearly enunciated in decision T331/87, following decisions T194/84 and T260/85. The test was approved in decision T514/88 and is threefold (T331/87, Reasons 6).
  - 1.2.112. "The removal of an integer from a claim may not violate Art. 123(2) EPC provided the skilled reader would directly and unambiguously recognise that:
    - 1. the integer was not explained as essential in the original disclosure;
    - It is not, as such, indispensable for the function of the invention in the light of the technical problem it serves to solve; and
    - the replacement or removal requires no real modification of other integers to compensate for the change."

# 12. Cramed filely 1 tacks on executed element of the alleged invention as originally disclosed.

- 1.2.12.1. Granted claim 1 relates to a method of operating a semiconductor memory device that includes, "... receiving block size information wherein the block size information deflors an ensure of data to be output onto an external bus in response to a read request; and outputting the amount of data ... in response to a read request; and outputting the amount of data ... in response to a read request ..." PCT claim 38, through its thrice dependent structure, explicitly required the bus to be a highly multiplexed bus. Granted claim 1, if it no longer contains this implied requirement, is broader than PCT claim 38. Such broadening is inadmissible.
  - 1.2.12.2. Was the highly multiplexed bus explained as essential in the original disclosure?
    - 1.2.12.2.1. According to decisions T260/85 and T527/88, in determining what is explained or disclosed in the application, it is necessary to read the document as a whole and individual passages within it in context, in view of this, a line-by-line analysis is no substitute for gaining an overall impression of the document by reading it from start to finish. However, the following points are memicated to give a flavour for the disclosure of the Parent Application.

Printed:05-01-2001

0- 47<u>-6</u>, 1, 221-24 7...



- 1.2.12.2.1.1. The Parent Application was muiled "Integrated Circuit VO Using a High Performance Bus Interface".
- 1.2.12.2.1.2. The discussion of the prior art drew many distinctions between the numerous documents mentioned and the alleged inventions some of which were applicable to different alleged inventions from those originally claimed. However, in every case has me, the documents were distinguished from the invention on the basis that it did not possess features of the bus Interface (Parent Application, 3:14-18; 3:25-4:3; 4:5-7; 4:13-14; 4:16-18; 5:31-14; 6:5-7]. The single exception was a reference that described a clocking scheme used in the invention [Parent Application, 5:19-25]. The claims in the Parent Application that were directed to the clocking scheme, claims 73-41, and those directed to the clocking scheme, claims 73-41, and those directed to the highly multiplaced bus.
- 1.2.12.2.1.3. Moreover, the state of the art was numered up thus: "None of the buses described in patents or other literature use only bused connections. All contain some point-to-point connections on the backplane" [Parent Application 5:13-15].
- 1.2.12.2.14. The summary of the invention opens with a discussion of the highly multiplexed bus [Parent Application, 7:10-19]. The necessary modifications that conventional DRAMs must undergo to comply with the alleged invention is described [Parent Application, 8:9-9:7] These modifications concern the interface with the highly multiplexed bus.
- 1.2.12.2.1.5. The objective achieved by PCT claim 38 via its dependency upon PCT claim 25, was concerned with the highly multiplexed bus. This is highly relevant [T514/88].
- 1.2.12.2.1.6. The entire specific description is concerned with a highly multiplexed bus [cf. Parent Application, 11:16-12:10].
- 1.2.12.2.1.7. All of the original claims, apart from those directed to the clocking and packaging schemes, were limited to the highly multiplexed out.
- 1.2.12.2. All of these matters point to the casentiality of the highly multiplexed bus. Indeed, the whole tener of the Parent Application was that it concerned a new bus architecture. There is no disclosure, suggestion or implication that snything else was contemplated. It is what the inventors contemplated, as objectively determined from their original application, that counts [T260/85, Reasons: 10]. The Parent Application clearly explained that the highly multiplexed bus was an essential element of the sileged invention of PCT claim 38. No other reading or explanation is possible.
- 1.2.12.3. Was the highly multiplexed bus, as such, indispensable for the function of the invention in the light of the technical problem it serves to solve?
  - 1.2.12.3.1. This is a straightforward question to answer. The technical problem that PCT claim 38 served to solve, via his dependency upon PCT claim 25, was to provide a method for transmiring address, dam and corrard information over a relatively narrow bus ..." [Parent Application, 6: 21-23]. The only relatively narrow bus disclosed is the highly multiplexed bus. In this context, it is noteworthy that the acknowledged prior ar

Printed:05-01-2001

Contraction of the second

a dame.

included buses in which the address information was multiplexed [Parem Application, 4:15-20] is also included buses in which date and address information was multiplexed on the same lines [Parent Application, 4:21-23]. In each case, some control signals were bused, in distinguishing the alleged invention from the prior art by requiring "address, control and data" information to be transmitted on a "relatively narrow" bus, objective 2-can only alwe meant the highly multiplexed bus disclosed. Therefore, compatibility with the highly multiplexed bus disclosed. Therefore, compatibility with the highly multiplexed bus was not just indispensable, it was a prerequisite.

- 1.2.12.3.2 Moreover, not only was the objective to be achieved expressly stated to concern compatibility with the highly multiplexed bus, but also any performance advantages attributable to modifiable block size transactions are present only in the context of the highly multiplexed bus.
- 1.2.12.4. Would the removal of the requirement for the highly multiplexed bus require any real modification of other integers to compensate for the change?
  - 1.2.12.4.1. Again, this is a straightforward question to answer. Removal of this requirement has far-reaching consequences.
  - 1.2.12.4.2 Firstly, the bus interface circuits of the semiconductor devices would no longer need to allow it to demultiplex and decode relevant bus transactions. They require modification.
  - 1.2.12.4.3. Secondly, the nature of the "request packer" of PCT claim 38, via its dependency on PCT claim 28, is defined by the highly multiplexed nature of the bus. Removal of this interdependence would be a radical departure from the teaching of the application as filled, in which requests had to be encoded and multiplexed anto the bus lines in the way shown in and described with reference to Fig. 4 of the Parent Application, 21:21-24:2]. Any removal of the requirement for the highly multiplexed bus would radically after the meaning of the term "request" as between PCT claim 38 and granted claim.
  - "1:2:12:4.4. Thirdly, as discussed, modifiable block size transactions are disclosed only in the context of the highly multiplexed bus and do not in the inventors' view have an existence independent of it. Any removal of the requirement for the highly multiplexed bus would also remove the justification for modifiable block size transactions as perceived by the
- 1.2.12.5. For all these reasons, if the requirement in PCT claim 38 for the highly multiplexed bus is absent from granted claim 1, its absence fails all three limbs of the test established by the Technical Board of Appeal. It would amount to inadmissable claim broadening contrary to Art. 123(2) EPC, and therefore Art. 76(1) EPC also.
- 1.2.13. Granted claim 1 lecks further espential elements of the invention as originally disclosed.
  - 1 2.13.1. Apart from the highly-multiplexed bus, granted claim 1 makes no explicit reference to a ptechora of other integers of PCT claim 38. These include the following.
  - 1.2.13.1.1. The reference in\_PCT stalm 23 to the bus carrying device select information without the need for separate device-select lines is not explicitly recited.



- 1.2.13.12. The reference in PCT Claim 26 to the memory device having a modifiable address register to store memory address information corresponding to one or more discrete memory sections is not explicitly recited.
- 1.2.(3.1.3. The reference in PCT claim 28 to packet-based split-cycle transactions is not explicitly recited.
- 1.2.13.1.4. The reference in PCT claim 28 to the transaction request packets including address and control information is not explicitly recited.
- 1.2.13.1.5. The reference in PCT claim 28 to the control information of the request packet including information about the access time (corresponding to a number of bus cycles to intervene before bus access begins) is not explicitly recited.
- 1.2.13.1.6. The reference in PCT ctakes 18 to the control information of the request packet including the block-size value is not explicitly recited.
- 1.2.13.2. If these requirements of PCT claim 33 are missing from granted claim 1, then these omissions are inadmissible. All the integers omitted were present in the embodiments described. They could each be discussed in isolation, but h is more informative to look at the overall pleture. In effect, claim 25 of the Parent Application has been rewritten as a mothod claim (to avoid having to mention the bus master) and then relieved of its very essence, namely the requirements for the highly multiplexed bus and for the bus to carry device select information, into this wholly emasculated claim have been introduced a series of isolated integers including all of the three method steps of granted claim 1, none of which relate to the objective originally achieved by PCT claim 25. Clearly, it is not permissible for the patentee to remove from claim 25 the very integers that allow it to achieve the objective that the inventors had its mind for it. It amounts to abandoning the claim and reconstructing, or part facto, a new claim including a selection of integers isolated from the original disclosure, whether from the description or the claims, irrespective of their relovance to the original primary objectives of the invention. That is not allowed.
- 1.2.(1.1.) Even if such an approach were admissible in principle, which the decisions of the Technical Board of Appeal cited above clearly demonstrate not to be the case, granted claim learning impormissible intermediate generalisations, as will be discussed in the following section.

## 1.3. Impermissible Intermediate Generalisation

- 1.3.1. The Technical Board of Appeal case law on intermediate generalisation is settled.
  - 1.3.1.1. The test for whether intermediate generalisation is company to Art. 123(2) EPC, and therefore Art. 76(1) EPC also, was clearly emunciated in decision T284/94, following decision T17/86.
  - 1.3.1.2. "An amendment of a claim by the introduction of a technical feature taken in ladistion from the description of a specific embediment is not allowable under Art. 123(2) EPC if it is not clear beyond any doubt for a skilled reader from the application documents as filed that the subject-matter of the claim thus amended provides a complete solution to a technical problem unambiguously recognisable from the application."
- 773.13. A number of other passages from this decision shed useful light on how this test is to be applied, in particular the following statements.

03-01-2001

EP00101832.4

R

opeo :

- 1.3.1.3.1. Referring to T17/86, an isolated technical feature "may be introduced into a claim without contravening Art. 123(2) EPC, provided that it is "evident beyond doubt to a skilled person reading the description that this isolated technical feature on its own enables the object in view to be achieved." [T284/94, Reasons point 2.1.3, para. 2].
- 1.3.1.3.2. To-following-this decision, the object-to be achieved by the subject-maner of the amended claim has to be established as well as whether the claims define all means necessary for achieving this object [T284/74, Reasons point 2.1.4, para. 1].
- 1.3.1.3.3. "Because of the fact that features disclosed in the context of a specific embodiment and added to a claim may achieve in an onambiguously recognisable manner an object different from that present in the introductory part of a description, it should further be ascertained whether such a further object is disclosed and whether it is clear beyond doubt for a skilled person reading the application as filled that the added technical features on their own achieve this further object [123.4%, Reasons point 2.1.4, para. 3]. This makes clear the important distinction between objects that are relevant to claim broadening, i.e. the original objectives of the invention set out as such, and objects relevant to intermediate generalization, which can be derived from other parts of the application, but only to the extent they are disclosed.
- 1.3.2 Granted claim | Includes a technical feature that has been Isolated from its original content and does not provide a complete solution to any technical problem disclosed in the Pevent Application.
  - 1.3.2.1. PCT claim 38 required the block-size value to be included in control information that, together with address information, is bundled into a single request. That is exactly what is described in the Parent Application with reference to Fig. 4 [Parent Application, 21:21-22:10, esp. 22:9-10; 27:23-30]. No advantage is ascribed in the Parent Application to the subject enter of PCT claim 38, as distinct from the subject natter of the claims from which is depends.
- 1.3.2.2. Granted claim 1 contains no explicit requirement for the block size value to be included with address information in a transaction request.
- 1.3.2.3. As stated above, no advantage is ascribed in the Parent Application to the subject matter of PCT claim 18, as distinct from the subject matter of the claims from which it depends. This is a crucial point. According to the test established by the Technical Board of Appeal for admissibility of htermedians generalisation, it can only be justified if there is an advantage a solution to a technical problem disclosed in the Parent Application that is completely solved by the intermediate generalisation. If there is no problem and no solution, no advantage disclosed, the generalisation must fail. Such is the case hore.
- 1.3.2.4. In spin of the above, it is not difficult to understand the purpose of PCT claim 18 in the context of a system where high-speed access to blocks of data is desired, and in which all bus transaction requests are six bus cycles long, it would be foolish to require one bus transaction to establish a block inter and a second bus transaction to make the block transfer request. This would only increase the block request overhead to which the Parent Application refers [Parent Application, 19:23-16:77]. This purpose, namely allowing block size salection with no additional overhead, was not disclosed as such, but if it had boen, it would not assist the patenness it is only achieved by integrating the block size value into the transaction request, which explains why the inventors took such pains to allow both very small block sizes (block size 1)

.... . ...



and very large block sizes (block size 1024) to be represented by binary encoding using only four bits [Parent Application, 28:1-11]. It also explains the use of the word "encodes" in addition to "specifies" in PCT claim 38. Unless the block size value is so integrated, but overhead will increase.

- 1.3.2.5. For this reason, if granted claim I does not require that block size information be integrated into a transaction request, then the claim fails the test established by the Technical Board of Appeal. It amounts to inadmissible intermediate generalismon contrary to Art. 123(2) EPC, and therefore Art. 16(1) EPC also.
- 1.3.2.6. It is worthy of note that it is not enough in the present context to say that the advantage or purpose of PCT claim 38 is to allow block size selection; that is tuntologous. It amounts to saying that the advantage of an integer is its own existence; the problem to be solved by an integer its own provision. On that basis, overy intermediate generalisation could be justified; but that is not the
- 1.3.3. Granted claim 1 includes a further technical feature that has been isolated from its original context and does not provide a complete solution to any technical problem disclosed in the Perent Application.
  - 1.3.3.1. PCT claim 38, via its dependency on PCT claim 28, specifies, "... a means for said master device to request said memory device to prepare for a bus transaction by sending a request packet along said bus ..." PCT claim 28 and PCT claim 38 then go on to specify the information contained within the request packet. Clearly, PCT claims 28 and 38 define in general terms a bus transaction protocol. As such, it is applicable to all bus transactions, Accordingly, every bus transaction is initiated by the master device requesting the memory device to prepare for a bus transaction by sending a request packet along the bus, the request packet including the specified information. This applies as much to write transaction requests as it does to read transaction requests. This is consistent with the preferred embediment of the invention, in which exactly the same form of transaction request as shown in Fig. 4, is used to request read or write block transfers. The only difference is one bit identifying whether the transaction is a read or a write transaction (Parent Application, 22:19-23:3).
  - 1.3.3.2. Notably, according to claim 28, and therefore claim 38 also, the request packet should commit access time information (corresponding to a number of but cyclesto intervent before but access begins). As discussed, the technical problem solved by modifiable access times, as claimed in PCT claim 103, was to maximise bus utilitation for exchange of small blocks of data in a highly multiplexed system [Parent Application, 16:1-3]. Modifiable access time DRAM read operations were discussed in the Parent Application in conjunction with modifiable access time DRAM write operations. Whereas bus utilisation may be improved by providing for modifiable access times in respect of read operations unity, it is not a complete solution to the problem of maximising bus utilisation. For the schlevement of that objective, the device must have programmable access times in respect of all operations that require it to utilite the bus in response to a request. This underlines the fact that PCT claim 38 was for good reason not limited to a particular type of transaction request.
  - 1.3.3.3. Granted claim 1 relates to a method in which a semiconductor memory device responds in a certain way to read requests only. If granted claim 1 were limited to the operation of read only devices such as ROMs, this limitation to read requests only would not be objectionable. However, granted claim 1 also covers the operation of read/write devices such as

Printed:05-01-2001,

10

RAMs that receive block-size values for use in read requests only, and not in write requests. This represents an impermissible intermediate generalisation.

- 1.3.3.4. As has already been mentioned, no technical problem that is disclosed in the Parent Application is solved by the subject matter of claim 38. According to the test established by the Technical Board of Appeal for admissibility of intermediate generalisation, it can only be justified if there is an advantage a solution to a technical problem disclosed in the Parent Application that is completely solved by the intermediate generalisation. If there is no problem and no solution, no advantage disclosed, the generalisation must fail. Such is the case here.
- 1.3.3.5. Even if the purpose behind PCT claim 38 as discussed above had been dischoard, the position would be no different. The purpose is to allow block size selection with no additional overthead. That applies just as much to write block size selection as to read block size selection.
- 1.3.3.6. For this reason, the introduction into granted claim 1 of the requirement for block size information in respect of read operations only falls the test established by the Technical Board of Appeal. It amounts to inadmissible intermediate generalization contrary to Art. 123(2) EPC, and therefore Art. 76(1) EPC also.
- 1.3.4. Granted chain 3 includes a rechoicel feature that has been isolated from its original content and does not provide a complete robotion to any technical problem disclosed in the Parent Application.
  - 1.3.4.1. Cleaned claim 3 introduces into granted claim 1 the requirement for access time information that is found in PCT claim 28 or PCT claim 103. As discussed above, PCT claim 28 specifies information contained within a request packet. It defines in general terms a bus transaction protocol. As such, it is applicable to all bus transactions. Accordingly, every bus transaction is initiated by the master device requesting the memory device to prepare for a bus transaction by sending a request packet along the bus, the request packet including the specified information, in particular access time information, irrespective of whether it is a read or a write request. This is constraint with the preferred embodiment of the invention/in-witi-Evezenty the same form of transaction request, as shown in Fig. 4, is used to request read or write block transfers and includes access time information (Parent Application, 27:1-15). This type of read request access time information points to one of two access time registers that have been set up in advance
  - 1.3.4.2. On the other hand, according to PCT claim 103, "data may be transmitted to told (access time) register via sald but which establishes a predetermined amount of time that said semiconductor device thereafter must wait before using said but in response to a request." This is more akin to the subject matter of granted claim 4, but as claim 4 depends from claim 3, it is relevant to claim 3 also. This type of access time information is what it put into the access time registers in the first place. It is clear from the language of PCT claim 103 that it is speaking of access time registers being set up prior to a request being made. This is consistent with the preferred embodiment of the invention, in which two access time registers are set up in advance. It is also clear from the language of PCT claim 103, in particular the phrase "hereafter must wait ... in response to a request," that it applies to all subsequent requests. This is also consistent with the preferred embodiment, in which transaction requests point to one of the two access time registers in all cases [Parent Application, 27:1-15].
- 1.3.4.1. This disclosure of access time information applying in all case to both read and write transactions can easily be understood. The advantage of a

بد.وی.



modifiable access time register is, as discussed above, to allow "maximum utilisation of the bus for wansfer of short blocks of data" [Parent Application, 15:1-1]. Maximum utilisation of the bus can only be achieved if all the devices connected to the bus use a programmable access time register to time their response to all requests directed to them.

- 1.3.4.4. Granted claim 3 requires the semiconductor memory device to respond in accordance with the access time information to read requests only. If granted claim 1 were limited to read only devices unch as ROMs, this limitation to read requests only would not be objectionable. However, granted claim 1 also covers read/write devices such as RAMs that have programmable access three for read requests only, and not for write requests. This represents an impermissible intermediate generalisation.
- 13.4.5. As discussed above, the technical problem solved by modifiable access times, as claimed in PCT claims 28 and 103, was to maximise buts utilisation for exchange of small blocks of data in a highly multiplexed system [Parent Application, 16:1-3]. Modifiable access time DRAM read operations were discussed in the Parent Application in conjunction with modifiable access time DRAM write operations. Whereas bus utilisation may be improved by providing for modifiable access times in respect of read operations only, it is not a complete solution to the problem of maximiting bus utilisation. For the achievement of that objective, the device must have programmable access times to respect of all operations that require it to utilise the bus in response to a request. Granted claim 3 is not so limited.
- 1.J.4.6. For this reason, the introduction into granted claim 3 of the requirement for modifiable access times in respect of read requests only fails the test established by the Technical Board of Appeal. It amounts to loadmissible intermediate generallisation contrary to Art. 123(2) EPC, and therefore Art. 76(1) EPC also.
- 1.3.5. Granted claims 14 and 16 include a technical feature that has been isolated from its original comest and does not provide a combitte solution to any technical problem disclosed in the Parent Application.
  - 1).5.1. Claims 14 and 16 of the patent require internal clock signals to be generated as a delay locked loop? The term "delay locked loop? was never-used in the Parent Application. It is a wholly now term. No delay locked loop was ever disclosed. The nearest thing to it was probably to be found somewhere in the circuit illustrated in Fig. 12 of the Parent Application. The broadest disclosure of that circuit in the Parent Application is to be found in claims 78 and 100, but duese claims make no mendon of anything that could be regarded as a delay locked loop. The broadest disclosure in the Parent Application of any sufficiently concrete functional detail of the circuit of Fig. 12 is to be found in claim 79.
  - 1.3.5.2. Clearly, the object to be achieved by the circuit of Fig. 12 was to generate an internal clock signal synchronised to a time half way between the early and later bus clock signals [Parent Application, 46:20-47:1; 47:21-48:3]. This objective is only achieved if the integers of claim 79 of the Parent Application are present. Granted claims 14 and 16 are not so limited.
  - 1.3.5.1. For this reason, the introduction into granted claims 14 and 16 of a delay locked loop in isolation falls the text established by the Technical Board of Appeal. It amounts to inadmissible intermediate generalisation contrary to Art. 123(2) EPC, and therefore Art. 76(1) EPC also.

OPPO %

#### 2. ENTITLEMENT TO DIVISIONAL STATUS

21. For precisely the reasons discussed above and because the objectionable added subject manner was present in the Divisional Application as filed (a fundamental error), it follows that the Divisional Application and the Patent are not entitled to the benefit of the filing and priority dates of the Parent Application. They take as their filing and priority dates the date on which it was actually filed, namely leanury 29, 2000. No subsequent amendment can affect the position under Art. 76(1) EPC, as indicated in decision T873/94. Reasons, Section 1, Para. 4.

#### 3. LACK OF NOVELTY ART, SI EPC

- Each and every claim of the Patent having a priority date of January 29, 2000, lacks novely.
- 3.2. WO91/16680 ("The Parent Application"), published October 31, 1991
  - 3.2.1. The Parent Application discloses every feature disclosed in the Parent, Including all the integers of every claim.
- 3.3. The master disclosed in the Parent Application does not support any claim purporting to cover buses other than the highly multiplexed bus described or read requests other than read request packets. In proceedings brought in the UK, France and Germany under the patent arising from the Parent Application, the patentee has asserted that the terms "external bus" and "request" in granted claim 1 of that patent should be afforded an interpretation wider than that supported by the Parent Application. The following discussion assumes that such a wider interpretation may be advanced by the patentee in respect of the Patent.
- The subject-matter of claims 1-1, 8-10, 12-15, and 17-21 of the Patent Incks novelty even if
  entitled to the declared priority date of April 18, 1990.
- 3.5. US Patent 4,763,249, Published August 9, 1988 ("Bomba")
  - 3.5.1. Bomba discloses a system that includes a phrality of bus devices interconnected by a synchronous, multiplened by the broadevice can be constructed as a memory device with a plurality of storage locations and interconnection circuity [Bomba abstract]. The interconnection circuity forms as lategral part of the memory device [Bomba, 6:63-65]. Thus, Bomba discloses a "semiconductor memory device having at least one memory array which includes a plurality of memory cells" and its method of operation.
  - 3.5.2. A master clock 144 connected to the communications path generates clocking signals (time and phase signals) for the bus devices (Bomba, 9:14-32 and Figs. 3A and 3B). These signals are received by, laws allo, the interconnection circuity of the memory device. Thus, Bomba discloses "receiving [in the memory device] an external clock signal having a fixed frequency."
  - 3.5.3. A two-bit data length code is placed on the highest bits of data lines D[31:30] during a command/address cycle of a read transaction [Bomba, 13:59-14:4 and Fig. 4A]. The lower 30 bits contain the device "address" (the address is the 30 bit stonger to cation where the transaction is to take place) [Bomba, 13:39-14:4 and 14:13-15]. The data length code specifies the leagth of the data transfer that is to take place, c.p. one to four cycles of 32 bit data [Bomba, 15:15-28]. The operation code for the read committed transmitted over information lines [13:0] at the same time [Bomba, 13:39-61]. As can be seen from Figs. 1A, 2 and 3B of Bomba, each of these signal is received by, but a clip, the Intercentagement of cloudry of the memory. Thus, Bomba discloses "receiving block size information, wherein the block size information defines an amount of data to be output onto an external bits in response to a read request."



A memory device on the bus, containing the relevant address, confirms receipt of the command/address cycle and may begin the data transaction [Bomba, 15:49-63]. The memory device outputs data on the data lines D[31:0] during a first data cycle. 3.5.4. The memory device continues to output new data for as many data cycle, and the memory device continues to output new data for as many data cycles as are apecified during the commandeddress cycle [Bomba, 15:29-16:58]. Thus, Bomba disclasses "outputting the amount of data corresponding to the block size information, in response to a read request." Data is generally placed on the data lines at the leading edge of internal clock TCLK [Bomba, 9:51-54]. TCLK is the transmitting clock generated locally in the memory device from the time and phase components of matter clock 144 [Bomba, 8:46-61 and 9-27-39 and Fig. 38]. Thus, the data is output "synchronously with respect to the external clock signal."

13

- It follows that the subject-matter of claim I is not now.
- The momory device outputs data on the data lines D[31:0] during a first data cycle. the memory device companies and on the data for as many data cycles, are specified during the command/address cycle [Bomba, 15:29-16:58]. The time between successive TCLK signath defines a cycle [Bomba, 19:40-41]. TCLK is generated locally in the memory device from the time and phase component component of master clock 144 [Bomba, 8:46-63 and 9:27-39 and Fig. 3B]. Thus, Bomba discloses that "the amount of data corresponding to the block also information is continuous analysis of the property of the component of the continuous continuous analysis of the property of the continuous continuous analysis of the property of the continuous continuou output synchronously during a piurality of clock cycles of the external clock signal."
- 3.5.7. It follows that the subject-matter of claim 2 is not new.
- Data is placed on the data lines at the leading edge of TCLK (Bornbs, 9:51-54). As 3.5.8. Data a placed on the data times at the leading Edge of ICLK [October, 9-7-9], As stated above, TCLK is generated locally from the time and phase components of Master Clock 144. Fig. 3A of Bomba shows the correlation between TCLK and the external clock signals TIME (+) and PHASE (+). A rising edge of TCLK corresponds with a next rising edge of TIME (+) after a rising edge of PHASE (+). Thus, Bomba discloses that "data is output onto the external bue synchronously with respect to a rising edge transition of the external clock signat."
- It follows that the subject-matter of claim 8 is not new. 3.5.9.
- Fig. JA of Bomba also shows the correlation between TCLK and the external clock asignals TIME (-) and PHASE (-). A rising edge of TCLK corresponds with a next falling edge of TIME (-) after a failing edge of PHASE (-). Thus, Bomba discloses taking edge of nate (c) mad taking one of nationally with respect to a failing edge transition of the external bus synchronously with respect to a failing edge transition of the external clock signal."
- 3.5.11. It follows that the subject-matter of claim 9 is not now.
- 3.5.12. Bomba discloses the use of two bits to represent the length of 4 different block sizes Bomba, 15:18-24). Thus, the two bits are a binary representation of the block size in units of 32 bits. Therefore, Sumba discloses that "the block size information is a binary representation of the amount of data to be output after receipt of a read
- 3.3.13. It follows that the subject-matter of claim 10 is not new.
- As discussed above, a two-bit data length code is placed on the highest bits of data lines D[31:30] during a command/address cycle of a read transaction [Bomba, 13:50-14:4 and Fig. 4A]. The lower 30 bits commin the device "address" [Bomba, 13:39-14:4 and 14:13-15]. The operation code for the read command is transmitted over information lines [[3:0] at the same time [Bomba, 13:39-61].
- 3.5.15. It follows that the subject-matter of claim 12 is not new.

03-01-2001

CCITT ECH

OPPO

14

- 3.5.16. As stated above, the first internal clock signal TCLK is generated locally in each device on the bus using the master clock 144 (Bomba, 8:54-61). Data is placed on the data lines at the leading edge of TCLK (Bomba, 9:31-54). Thus, Bomba discloses "generating a first internal clock signal using the external clock signal wherein the amount of data corresponding to the block size information is output on to the amount of the past synchronously with respect to the first internal clock signal."
- 3.5.17. It follows that the subject-matter of claim 13 is not new.
- 3.5.18. Each memory device contains a large number of configuration registers (200-216). One such register is a control and status register 202 illustrated in Fig. 7C., that contains, inter alta, device ID information that is loaded into bits CSR(3:0) on system power-up or during a subsequent inhibition sequence (Bomba, 22:29-36). Thus, Bomba discloses "a programmable identification register lin the memory devices to store as identification value to identify the memory device from a plurality of other memory devices on the external bus."
- 3.5.19. Device ID information is transmitted as part of a rend trensaction received by the memory device (Bombs, 8:23-24). It forms a part of the thirty bit device address transmitted on lines D[29:0] (Bombs, 14:13-18]. Thus Bomba discloses "receiving lie the memory device] identifies then information."
- 3.5.20. Only the memory device addressed by the device address responds to the read transaction. The memory device compares its device ID with the ID information transmitted with the device address on lines D[29:0] and responds only if there is a match. Thus, Bombs discloses "determizing whether the identification information corresponds to the identification value stored in the programmable identification register wherein, when the identification information corresponds to the identification value, the amount of data corresponding to the block size information is output onto the external bus synchronously with respect to the external clock sizes."
- 3.5.21. It follows that the subject-matter of claim 17 is not new.
- 3.5.22. As stated above, the device ID information is tooded into bits (CSP 13:0) on system as a power-up or during a subsequent initialisation sequence (Bomba, 22:29-36). Thus Bomba discloses that "the programmable identification register is programmable and initialisation sequence" of "during an initialisation sequence of the memory device."
- 3.1.23. Is follows that the subject-maner of claims 19 and 20 is not now.
- 3.6. US Patent 4,394,753, Published July 19, 1983 ("Penzel")
  - 3.6.1. Penzel describes a highly integrated memory module. As illustrated in Fig. 1 of Penzel, the highly integrated memory module is a semiconductor memory device that includes a memory cell array (DECODER MEMORY) arranged as a plurality of rows and columns [Penzel, 2:45-J3]. Thus, Penzel discloses a "semiconductor memory device baving at least one memory array which includes a plurality of memory cells" and its memory of penzel.
  - 3.6.2. As illustrated in Fig. 5 of Penzel, during a chaland memory access (block read/write), the column address strobe signal CAS1 is pulsed [Penzel, 6:44-50]. Fig. 5 shows CAS1 as being a fixed frequency signal. Thus, Penzel discloses "receiving an external clock signal baving a fixed frequency."
  - 1.6.3. The memory device of Peazel includes a mode register (Peazel, 3:9-11]. The mode register is a nine bit register in which two bits Mo, Mi, determine whether the read is a x1 read, a x4 read or a x8 (or x9) read (Penzel, 3:37-42). Two further bits, Ma, Mi

Printed 05-01-2001

المرازي والمستر والمعارض والمسترور والمتراث

03-01-2001

EP00101832.4



determine the number of chalmed accesses in a read operation (block size) [Penzel, 3:42-44 and 3:46-57]. The mode register is programmed externally via package plms PorPo [Penzel, 3:63-65]. Thus, Penzel discloses "receiving block size information, wherein the block size information defines an amount of data to be output onto an external bus in response to a read request."

- - 3.6.5. It follows that the subject-matter of claim I is not new.
  - 3.6.6. As stated above, successive data is comput in response to successive pulses of the external clock signal CAST. Thus, Penzel discloses that "the amount of data corresponding to the block size information is output synchronously during a plurality of clock cycles of the external clock signal."
  - 3.6.7. It follows that the subject-matter of claim 2 is not new.
  - 3.6.8. As shown in Fig. 5 of Penzel (understood with the necessary modifications in the case of a read operation), data is input or output in response to successive falling edges of CASL. Thus, Penzel discloses that "data is output onto the external bus synchronously with respect to a falling edge transition of the external clock signal."
  - 3.6.9. It follows that the subject-matter of claim 9 is not new.
  - 3.6.10. The bits M<sub>2</sub>, M<sub>1</sub> of Penzel designate 1 [0,0], 2 [0.1], 4 [1,0] or 8 [1,1] occesses in a chain (Penzel, 3:47-37). This is a logarithmic binary representation. Thus, Penzel discloses that "the block size information is a binary representation of the amount of data to be output after receipt of a read request."
  - 3.6.11. It follows that the subject-matter of claim 10 is not new.
- 1.7. US Patent 4,785,428, Published November 15, 1988 ("Balwa")
  - 3.7.1. Fig. 1 of Bej wa is the functional block diagram of a DRAM controller (consisting of functional blocks 9, 11-13, 15-17) that controls a DRAM erroy 14. In the preferred embediment, the DRAM controller itself is a chip, (Bajwa, 2:36), while the DRAM array 14 is a 1Mb conventional DRAM (Bajwa, 4:24). The combination of the DRAM controller and the DRAM array constitutes a semiconductor memory device that interfaces with a synchronous bus 10. Thus, Bajwa discloses "a semiconductor memory device having at least one memory array which includes a plurality of memory cefts" and its method of operation.
  - 3.7.2. The DRAM controller performs the function of the bus interface of the memory device and is a clocked, self-timed device. The DRAM controller is driven by a clock having a two non-overlapping phase design [Bajwa, 2:52-54]. Four clocks PH1 and PH2 and their inverses PH11 and PH21 are disclosed as controlling the logic function [Bajwa, 2:54-59]. Fig. 4 shows how a memory access sequence is clocked with respect to PH1.
  - 3.7.3. Bajwa further describes a clock management circuit 28 and RAS, WE, OE, and CAS plu control logic which receive an external clock in the form of clock signals CLKA, CLKB, CLKC and CLKD [Bajwa, Fig. 2]. The clock management circuit in combination with the clocking eignals controls timing for the management elects [Bajwa, 6:18-23]. Thus, Bajwa discloses "receiving an external clock signal having a fixed frequency."

T: 0-1-1 : 'fâ.xa' ; -- -



- 3.7.4. The DRAM controller provides timing sequences for one to four word memory secresses (Bajwa, 8:16-19). During a memory operation, the DRAM sequence controller 24 receives a two bit block size information code (NUMWORDS) white corresponds to the number of words for the memory secrets (i to 4 words) (Bajwa, 3:63-66; Fig. 2). A 3-bit unary encoded or 2-bit binary encoded operation code signal is supplied to a SIGNAL MUX 22 to specify whether the operation is a read, write or refresh (Bajwa, 4:6-10). Thus, Bajwa discloses "receiving block size information, wherein the block size information deflues an amount of data to be output onto an external bus in response to a read request."
- 3.7.i. The program RAM 20, containing the DRAM access protocols and timings, jumps to the pordion of program RAM memory specifying the access protocol and timing for the number of words specified in NUMWORDS [Bajwa, 8:14-38]. The algorst multiplexer 22 selects the appropriate signals from the timing sequence stored in the program RAM 20 and drives the various RAS, CAS, OE, and WE signals, along with the signals from clock management unit 28, clocking signals (CLKA-CLKD) and ARREN [Bajwa, Figs. 1 and 7]. As shown these signals are synthonous with respect to, at least, clock PH1. They are supplied to the DRAM and cause the DRAM to output the selected amount of data. The read data coming in from the DRAM is queued in the memory control unit and is output onto the external bus (AP Bus) according to a pro-programmed timing sequence which indicates the clock cycle during which the transmission of the read data may begin [Bajwa, 5:64-6:14]. The AP bus timing requires the transmission of a data word on every bus cycle [Bajwa, 6:1-2]. Thus, the data is read out synchronously with respect to the external clock signal. Accordingly, Bajwa discloses "outporting the amount of data corresponding to the block size information, in response to a read request, synchronously with respect to the external clock signal."
- 3.7.6. It follows that the subject-maner of claim 1 is not new.
- 3.7.7. The read data from the DRAM is queued in the memory centrel unit and is output onto the external bus (AP Bus) according to a pre-programmed timing sequence which indicates the clock cycle during which the transmission of the read data may begin (Bajwa, 5:64-6:14]. The AP bus timing requires the transmission of a data word every bus cycle [Bajwa, 6:1-2]. Thus, when more than one data word is read from the DRAM. The amount of data, corresponding to the block sinformation is output synchronously during a plurality of clock cycles of the external clock signal.
  - 3.7.8. It follows that the subject-maner of claim 2 is not new.
  - 3.7.9. The memory includes a program RAM 20 for storing "timing sequences programmed into" the DRAM controller to match the speed of any number of existing errays [Bajwa, 2:44-45; 2:6-7]. The timing sequences are programmed into program RAM 20, which is a 53x35 array as shown in Fig. 2. Each of the 53 rows is used for programming all 35 internal transition control signals required for one clock cycle. The 33 rows are used as follows. The DRAM controller is capable of block size access of 1 to 4 words in size [Bajwa, 8:28-34], and the timing sequence for each of the 4 block size types is programmed separately, i.e. by using:
    - 3.7.9.1. 8 rows for the timing sequence of 1-word access. [Bajwa, Fig. 6] (max delay of 8 clock cycles),
    - 3.7.9.2. It rows for programming the timing sequence of a 2-word access (max delay of 11 clock cycles),
    - 1.7.9.3. If rows for programming the titting sequence of a 3-word access (max delay of 15 clock cycles),

#13 A 11 E

1 10.40



- 3.7.9.4. 19 rows for programming the timing arquence of a 3-word access (max delay of 19 clock cycles),
- 3.7.10. This requires a total of 53 rows. Thus, program RAM 20 comprises at least four access time registers used to specify 4 different access times corresponding to each of the 4 possible (programmable) block sizes, in this scheme, one pro-programmable signal RPYNOW signals the memory comprol unit to transmit the read reply packet to the AP bus [Bajwa, 5:64-6:14]. RPYNOW can correspond to any one of a number of clock cycles [Bajwa, 6:10-15]. Thus, Bajwa discloses "receiving access-time information wherein the access-time information is representative of number of cycles of the external clock signal to transpire before data is output onto the external thas after receipt of a read request." This information is programmable access time register."
- 3,7.11. It follows that the subject-matter of claims 3-5 is not new.
- 3.7.12. The block size information NUMWORDS is two bits [Bajwa, 3:63-66; Fig. 2]. There two bits correspond to block sizes of one to four words. Thus, NUMWORDS is a "binary representation of the amount of data to be output."
- 3.7.13. It follows that the subject-matter of claim 10 is not new.
- 3.7.14. When a read request is received, the control sequencing logic (CSL) 17 of the DRAM controller starts a timing sequence that provides all the timings required for accessing the DRAM array in each clock cycle. A SEQUENCE signal is set high to indicate that the DRAM controller is currently processing the request [Bajwa, 3:66-67; Fig. 4]. SEQUENCE is set low (inactive) when the processing of the request is completed. A RAS PRECHARGE is discussed [Bajwa, 7:15-26]. The DRAM RAS precharge time is specified by a 3-bit counter in the preferred embodiment. The counting of the precharge cycles is enabled when SEQUENCE goes inscribe [Bajwa, 7:21-22]. Hence, the memory array is "automatically precharged after the read request has been exsecuted" by the DRAM controller. When the count expires, precharge is complete and the DRAM controller is ready to process the next request (the precharge counter is also reloaded in preparation for the next read cycle) (Bajwa, 7:23-271.
- 3.7.15. It follows that the subject-matter of claim 21 is not new.
- 3.8. IEEE Standard for a Simple 32-Bit Beckplane Bus: NuBus ANSVIREE Std 1196-1987 ("NaBus")
  - 3.8.1. The NuBus standard is a synchronous computer backplane bus standard in which the bus is used to connect devices and to provide certain resources to the connected devices [NuBus, Fig. 1]. Conventional memory modules are one type of device that may be attached to the NuBus [NuBus, p. 42 (A.1 Note)]. Thus, NuBus discloses a semiconductor memory device having at least one memory array which includes a plurality of memory cells" and its method of operation.
  - 3.8.2. The NuBus modules receive an external clock source (central system clock) [NuBus, Fig. 1; p. 4 (Section 2.1.1)]. The clock source is common to each NuBus module. The clock is a fixed frequency clock source is common to each NuBus as used to synchronise bus arbitration and data transfers [NuBus, p. 4 (Section 2.1.1)]. The clock signal is driven from one end of the bus to termination at the other end [NuBus, p. 44 (Section A.7)]. Thus NuBus describes "receiving an external clock signal baving a fixed frequency."
  - 3.8.3. NuBus provides for block data transfers in block sizes of 2, 4, 8 and 16 words [NuBus, p. 11 (Section 3.1.4)]. The number of data words transferred is controlled by the master and communicated during the start cycle. The block size and block starting address is transmitted over the 32 bit multiplexed address and data times.



(which run between the master and slave devices) while the START' signal is asserted [NuBux, Fig. 4; pp. 11-13]. Thus, NuBux discloses "receiving block size information, wherein the block size information defines an amount of data to be output onto an external bus in response to a read request."

- 3.8.4. The slave device drives me first word of the requested data ome the 32 bit multiplexed address and data lines. The start of the data transfer is synchronous with respect to CLK\* (occurring at the rising edge) [NoBus, Fig. 3; p. 12]. Blocks of data are output from the slave synchronously with respect to CLK\* until the desired block size is reached [NuBus, Fig. 5]. Thus, NuBus discloses "outputting the amount of data corresponding to the block size information, in response to a rend request, synchronously with respect to the external clock signal."
- 3.8.3. It follows that the subject-matter of claim 1 is not new.
- 3.8.d. As stated above, the slave device drives the subsequent words of the requested data onto the 32 bit multiplexed address and dam lines. Blocks of data are output from the slave synchronously with respect to CLR\* until the desired block size is reached [NuBus, Fig. 5: p. 12]. Thus, NuBus discloses that "the amount of data corresponding to the block size information is output synchronously during a pturality of clock cycles of the external clock signal."
- 3.8.7. It follows that the subject-matter of claim 2 is not new.
- 3.8.8. As discussed, blocks of data are output from the stave onto the external bus synchronously with respect to CLR\* [NuBus, Fig. 5]. The data is output synchronously with respect to the rising edge; "[B]us signals shall be changed only at the rising edge of CLR\* [NuBus, Fig. 5; p. 24 (Socton 3.1.8.1)]. Thus, NuBus discloses that "the data is output onto the external bus synchronously with respect to a roling edge transition of the external clock signal."
- 3.8.9. It follows that the subject-maner of claim 8 is not new.
- 3 8.10. In NuBus there are four different block sizes 2, 4, 8, and 16. There are four bits to define the block size (AD2 AD5). If AD2 = High then the size is 2, AD3 = High then aize is 4, em [NuBus, Table 3]: Thus, the AD lines represent the block size in binary norstion. Thus, NuBus discloses that "the block size information is a bloary representation of the amount of data to be output after receipt of a read request."
- 3.8.11. It follows that the subject-matter of claim 10 is not new.
- 3.9. Simiable Coherent Interface ("SCI")
  - 3.9.1. "The Scalable Coherent Interface Project (SuperBus)", SCI-ZAug88-doc ("SCI A")
- 1.9.1. "Scalable Coherent Interface", SCI-28Nov88-doe20 ("SCI B")
- 1.9.1. P1596: "SCL A Scalable Coherent Interface", SCI-28Nov88-doc 2 ("SCI C")
- 3.9.4. "Proposal for Clock Distribution in SCI" 5/5/89 ("SCI D")
- 3.9.3. Norsk Data Report "A Proposal for SCI Operation" by Knut Alues November 1988 ("SCI E")
- 3.9.6. "Scalable UO Architecture for Buses" by David V. James, SCI-28Nov88-doc3 (SCI F")



3.9.7. SCI is an interface standard used to facilitate the assembly of nodes, or devices, including processors, I/O devices and memory [SCI A, p. 6]. A node can be a simple memory module [SCI F, Fig. "Board Architecture" p. 3]. SCI uses a 16 bit wide synchronous, packstized bus, to carry address, data and control information [SCI A, p. 4]. Thus, SCI discloses a "semiconductor memory device thaving at least one memory array which includes a plurality of memory cells" and its method of operation.

19

- 3.9.8. Each SGI node receives a signal from a central system clock [SGI A, Fig. 3; SGI B, p. 2]. Thus, SGI discloses "receiving an external clock signal having a fixed frequency."
- 3.9.9 An SCI and receives a request packet with target, source, control and address information [SCI A. Figs. 4 and 1:5]. SCI supports operations of 72, 64, 128 and 256 data blocks, and 1:16 byte subsets of the 16-byte block [SCI A. p. 8; Fig. 11; SCI C. p. 11]. The block size information is conveyed in the transfer code, which forms part of the control information received by the node [SCI A. Figs. 14 and 15; p. 14; SCI C. p. 13 (Header Command)]. Thus, SCI discluses "receiving block size information, wherein the block size information defines an amount of data to be output onto an external bus to response to a read request."
- 3.9.10. The targeted device outputs a variable size data block (i.e., Data Word 0 to Data Word n) in accordance with the block size information [SCI A, Fig. 15; p. 14]. All inputs and outputs on the bus are synchronous with respect to the external system clock [SCI A, p. 3). All nodes in SCI operate synchronously with respect to the system clock. Thus, SCI discloses "outputting the amount of data corresponding to the block size information, in response to a read request, synchronously with respect to the external clock signal."
- 3.9.11. It follows that the subject-matter of claim 1 is not new.
- 3.9.12. The variable size data block (i.e., Data Word 0 though Data Word n) is output in accordance with the block size information [SCI A, Fig. 13; p. 14]. Successive data words are synchronous [SCI A, p. 1]. All nodes in the SCI operate synchronously with respect to the system clock. Thus, SCI discloses that "the amount of data corresponding to the block size information is output synchronously during a plurality of clock cycles of the external clock signal."
- 3.9.13. It follows that the subject-matter of claim 2 is not new.
- 3.9.14. SCI discloses the use of both clock edges for changing data [SCI B, p. 2; SCI D, p. 2]. Thus, SCI discloses that "the data is output onto the external bus synchronously with respect to a rising edge transition of the external clock signal" and that "the data is output onto the enternal bus synchronously with respect to a failing edge transition of the external clock signal."
- 3.9.15. It follows that the subject-matter of claims 8 and 9 is not new
- The "read request" and "black size information" are both contained within a "request packet" [SCI A, pp. 4 and 14; Figs. 9 and 15].
- 3.9.17. Is follows that the subject-maner of claim 12 is not now.
- 3.9.18. SCI discloses the use of an internal clock signal generated by a digital phase lock loop to eliminate clock skew [SCI B, p. 2; SCI D, pp. 1-5]. The internal clock is used for outputting data on the external bus [SCI B, p. 2]. Thus, SCI discloses "generating a first internal clock signal using the external clock signal wherein the amount of data corresponding to the block size information is output on to the external bus synchronously with respect to the first internal clock signal."

03-01-2001

EP00101832.4

CCITT ECI- +48 89 23894485 02PO

20

- 9.19. It follows that the subject-matter of claim 13 is not new.
- 3.9.20. As discussed, SCI discloses the use of a digital phase lock loop to generate an internal clock rignal (SCI B, p. 2; SCI D, pp. 1-5). The digital PLL disclosed in the reference D is a DLL: it shows the use of a delay line and no VCO. Thus, "the first laternal clock signal is generated by a delay locked loop."
- 3.9.21. It follows that the subject-matter of claim 14 is not new.
- 3.9.22. Each SCI node has a unique 16 bit identification code stored in a register [SCI A, p. 6; SCI E, pp. 1-4].). Thus, SCI dischoes that "the semiconductor memory further includes a programmable identification register to store an identification value to identify the memory device from a plurality of other memory devices on the external bus." The ID information is sent in the request packet and received by the SCI nodes [SCI A, pp. 6-7; Fig. 9]. Thus, SCI discloses "receiving identification information."
- 3.9.23. SCI nodes determine whether the target identification code in the request packet matches the identification code of the mode [SCI is, pp. 1 and 5-6]. The targeted node coupturs a variable size data block (i.e., Data Word 0 though Data Word his la accordance with the block size information [SCI A, Fig. 15; p. 14]. All index in the SCI operate synchronously with respect to the external system clock [SCI A, p. 3]. All nodes in the SCI operate synchronously with respect to the system clock. Thus, SCI discloses "determining whether the identification information corresponds to the identification value stored in the programmable identification register wherein, when the identification information corresponds to the identification value, the amount of data corresponding to the block size information is output onto the external bus synchronously with respect to the external clock signal."
- 3.9.24. It follows that the subject-matter of claim 17 is not new.
- 1.9.25. The identification register contains a Global ID and Local ID. The Global ID is the 10 MSB of the node ID and is used to identify a ring on the SCI network (which contains several nodes) [SCI E, p. 1] Thus, SCI discloses that "the programmable identification register stores an identification value to identify the memory device and a plurality of other memory devices on the external base."
  - 3.9.26. It follows that the subject-matter of claim 18 is not new.
  - 3.9.27. Node ID's are assigned during an initialisation sequence after reset of the SCL A hardware or software based protocol is employed in assign node identifications. Following the assignment of node identification, the SCI master will initialise the interface registers of the various nodes and will cause the node ID to be written into the individual registers [SCI E, pp. 2-4]. Thus, SCI discloses that "the programmable identification register is programmed after power is applied to the memory device duration initialisation of the memory device" and that "the programmable identification register stores are identification value during an initialisation sequence of the memory device."
  - 3.9.28. It follows that the subject-marter of claims 19 and 20 is not new.
  - 3.10. US Patent 4,785,394, Published November 15, 1988 ("Fischer")
    - 5.10.1. Fischer describes a multiprocessor computer system arranged around a splittensaction bus [Fischer, abstract]. Bus devices are notionally classified into "fullators," including CPU modules, and "responders," including memory modules [Fischer, Fig. 1]. The split-transaction bus carries all information between bus devices and no point-to-point signals are used [Fischer, 7:36-40]. Each of the memory modules includes conventional memory components (Fischer, 6:6-7). Some

21

or all of the memories in the modules may be eache memories [Fischer, 6:17-19]. Both the conventional memories and eache memories are semiconductor memories. Each includes semiconductor logic components [Fischer, 5:47-49]. Thus, Fischer discloses a "semiconductor memory device having at least one memory struy which includes a plurality of memory cells."

- 3.10.2. A typical responder module is illustrated in Fig. 2 (right hand side) of Fischer. As one to seen, it includes clock receivers 76 that receive clock signals B.CLK 0, B.CLK 1. As shown in Figs. 3A and 3B of Fischer, these clock signals are fixed frequency square waves in quadrature [Fischer, 8:33-55]. They are generated by a backplane clock generation circuit 74. Clock skew is eliminated by the use of equal length chock signal conductors, ensuring reliable synchronization [Fischer, 8:33-50]. Thus, Fischer discloses "receiving an external clock signal baving a fixed frequency."
- 3.10.3. The initiating transaction of a read operation is libratrated in Fig. 6B [Fischer, 10:32-35]. The format of the address information transmitted in bus cycle X of Fig. 6B is shown in Fig. 7A (Fischer, 14:26-29]. It includes three fields. A first field 86 is a two-bit field indicating the nature of the transaction (read, test and set, serub or write) [Fischer, 13:59-64]. A second field 88 is a 28 bit memory address that identifies the responder to which the request is addressed and the address within that responder [Fischer, 13:64-14:4]. A third field 90 indicates whether one, two or four doublewards are to be transferred in response to the request [Fischer, 14:4-8]. Thus, Fischer discloses "receiving block size information, wherein the block size information defines an amount of data to be output onto an external bus in response to a read request."
- 3.10.4. Each clock receiver 76, illustrated in Fig. 4 of Fischer, generates four internal clock signals B0 ... B3, one quarter cycle out of phase with each other [Fischer, 9:6-15; Figs. 3C-1F]. The formal of data placed on the bus in response to a read request is illustrated in Fig. 7B. As shown in Fig. 6B, one doubleword is output per bus cycle. The Fischer system is synchronous [Fischer, 8:33-50; 9:26-38]. Control, address and data signals transferred from bus master to bus slave (initiator to responder or vice versa) are designated as signals B-AT31-4 [Fischer, 15:43-50]. These signals are asserted on the rising edge of B0 and negated on the rising edge of B3 (three quarter-cycles later). B0 is synchronized with external clock signal B-CLK 1 [Fischer, Figo. 3A-3C-3aid.-6]; Thus, Fischer disclose "outputting the amount of data corresponding to the block size information, in response to a read request, synchronously with respect to the external clock signal."
- 3.10.5. It follows that the subject-matter of claim 1 is not new.
- 3.10.6. As discussed above and as shown in Fig. 6B, one doubleword is output per bus cycle. The Pischer system is synchronous [Fischer, 8:33-50; 9:26-38]. Control, eddress and dam signals transferred from bits master to bus slave (initiator to responder or vice versa) are designated as signals B.DAT31-0 [Fischer, 15:43-50]. These signals are asserted on the rising edge of B0 and negated on the rising edge of B1 (three quarter-cycles later). B0 is synchronized with external clock signal B.CLK 1 [Fischer, Figs. 3A, 3C and 4]. Thus, Fischer discloses than "the amount of data corresponding to the block size information is output synchronously during a plarality of chock cycles of the external clock signal."
- 3.10.7. It follows that the subject-matter of claim 2 is not new.
- 3.10.8. Again, as discussed above, control, address and data signals B.DAT31-0 are asserted on the rising edge of B0, which is synchronised with external clock signal B.CLK 1 [Fischer, Figs. 7A, 3C and 4]. Thus, Fischer discloses that "data b output onto the external loss synchronously with respect to a rising edge transition of the external clock signal."

3.10.9. It follows that the subject-matter of claim 8 is not new.

CCIII ECM

49 09 23994455;431 OPPOSE

- 3.10.10. No inventive step would be involved in advancing or retarding all of the clock signals of Fischer by one half clock cycle. Thus, bus cycles would begin and end on the rising edge of B2 rather than B0. In this rece, "date is output onto the external bus synchronously with respect to a falling edge transition of the external clock signal."
- 3.10.11. It follows that the subject-matter of claim 9 is obvious.
- 3.10.12. As discussed above, the third field 90 of the address information transmitted in bus cycle X of Fig. 6B indicates whether one [0,0], two [0,1] or four [1,1] doublewords are to be transferred in response to the request [Fischer, 14:4-8]. Thus, the two bits are a logarithmic binary representation of the block size in units of 32 bits (doublewords). Therefore, Fischer discloses that "the block size information is a binary representation of the amount of data to be output after receipt of a read request."
- 3.10.13. It follows that the subject-matter of claim 10 is not new.
- 3.10.14. As discussed above, a two-bit field 90 of the address information transmitted in bus cycle X of Fig. 6B commits the encoded block size information. Thus, Fischer discloses that "the read request and block size information are included in one request packet."
- 3,10.15. It follows that the subject-matter of claim 12 is not new.
- 3.10.16. As discussed above, control, address and data signals B.DAT31-0 are asserted on the rising adge of internal clock signal B0. Thus, Fischer discloses "generating a first internal clock signal using the external clock signal wherein the amount of data corresponding to the block size information is output on to the external bus synchronously with respect to the first internal clock signal."
- 3.10.17. It follows that the subject-matter of claim 13 is not new.
- the rising edge of internal clock signal BJ. Thus, Fischer discloses "generating first and second internal clock signal BJ. Thus, Fischer discloses "generating first and second internal clock signals using the external clock signal wherein the amount of data corresponding to the block size information is output on to the external bus synchronously with respect to the first and second internal clock storage."
  - 3. 10.19. It follows that the subject-matter of claim 15 is not new.
  - 3.10.20. As discussed above, the format of the address information transmitted in bus cycle X of Fig. 68 is shown in Fig. 7A (Fischer, 14:26-29). It includes three fields. The second field \$8 is a 28 bit memory address that identifies the responder to which the request is addressed and the address within that responder [Fischer, 13:64-14:4]. Thus, Fischer discloses "receiving identification information." No point to point signals are used [Fischer, 7:36-40]. Thus, each memory module must decode the MSBs of the address to determine whether to respond. Accordingly, the muchale must contain an internal address space identification with which to compare the MSBs. That address space identification must be programmable, and in Fischer it is received from the backplane [Fischer, 16:21-27]. Thus, Fischer discloses "programmable identification register to store an identification value to identify the mamory device from a plurality of other memory devices on the external ions" and "deasymining wasther the identification is formation corresponds to the identification register wherein, when the identification is formation corresponds to the identification.

CCITT ECH-

OPPO E

23

value, the amount of data corresponding to the block size information is output onto the external bus synchronously with respect to the external clock signal."

- 3.10.21. It follows that the subject-matter of claim 17 is not now.
- 3.10.22. As discussed above, Fischer describes receiving an address space identification from the backplane. This must be done during an initialisation sequence following powerup or the memory would be unable to respond to requests.
- 3.10.23. It follows that the subject-marter of claims 19 and 20 is not new.

## 4. LACK OF INVENTIVE STEP ART. 56 BPC

- 4.1. The matter disclosed in the Purent Application does not support any claim purporting to cover buses other than the highly multiplexed bus described or rend requests other than read request packets. In proceedings brought in the UK, France and Germany under the patent arising from the Purent Application, the patentee has asserted that the terms "external bus and "request" in granted claim 1 of that patent should be afforded an interpretation wides than that supported by the Purent Application. The following discussion assumes that such a wider interpretation may be advanced by the patentee in respect of the Patent.
- 4.2. The subject-matter of claims 1-21 of the Patent is obvious even if entitled to the declared printity date of April 18, 1990.

#### 4.3. Other Relevant Documents

- 4.3.1. Programmable Block Stze Reeds (Claims 1, 2, 8-10 and 12)
  - 4.3.1.1. Japanese Patent Application No. S63-14244S, Published June 14, 1988, and English Translation ("Tagochi")
    - 4.3.1.1.1. Taguchi discloses a memory device having an array formed from a plurallry of memory cells [Taguchi, Fig. 1 in conjunction with Figs. 5 and 6 and 4:27-29] and its method of operation.
  - 4.3.1.1.2. A data length register holds the entire size of the data to be accessed [Tagueht, p.4] fin-addition, Taguehi disclaration are of a block length register to define the size of each block and a data length register to define the number of blocks that are to be accessed in an operation [Taguchi, p. 4]. Block data of the size specified in the block length register is read from the memory, the next block of memory to be accessed in calculated from the starting address plus the block size, another block read is performed, and the new sarring address is calculated [Taguchi, p. 4]. Counters monitor the number of block reads left in the block access operation. The reading process continues until the amount of data specified in the data length register is output [Taguchi, p. 4].

#### 4.3.1.2. US Patent 4,315,308, Published February 9, 1982 ("Jackson")

- 4.3.1.2.1. Jackson discloses a system with a microprocessor attached to a Bus Interface. Unit (BIU) which provides for interface control of data transfers between the processor and devices, including memory devices (Jackson, 4:17-21). Each unit in the system receives a clocking signal CLEA to commol synchronization (Jackson 4:36-44; 5:36-38). CLEA is of fixed frequency (Jackson, Fig. 2).
- 4.3.1.2.2. Jackson discloses block modes of up to 20 bytes per read request [Jackson, 3:16-19; 6:4-6]. Specifically, Jackson supports transactions of 1, 2, 4, 6, 8, 10, 16 and 20 bytes [Jackson, Fig. 3]. A three bit long

Printed:05-01-2001,

CCITT ECI- +49

++9 89 239°\*495;433 OPPO€ 10

24

sequence in a control specification is used to specify block size (Jackson, Fig. 3 (bits 10, 11 and 12); 3:29-30]. The memory returns the requested number of data bytes to the BIU Jackson, 6:3-12]. As the memory continues to output the data, the BIU buffers and alligns the data and then transfers the data across the ACD bus to the processor. This process is repeated until the processor has received the requested number of bytes [Jackson, 6:20-23]. A read operation takes place over a plurality of clock cycles (Jackson, 5:38-30; Fig. 9]. The block sizes information is a binary representation of the amount of data to be output (Jackson, Fig. 3).

- 4.3.1.2.3. Jackson discloses the use of a control specification whereby the operation code (read request), block size information and the eight least significant bits of the address are placed on the bus at the same time [Jackson, Figs. 2 and 3: 5:53-58].
- (3.2. Programmable Access Time Register (Claims 3-7 and 11)
  - 4.3.2.1. Japanese Patent Application Sho 62-71428, Published October 5, 1988, and English Translation ("Yamaguchi")
    - 4.3.2.1.1. Yamaguchi describes a dual-port RAM that has both random access 1/O and striat access 1/O capabilides [Yamaguchi, 3:1-3; 7:3-9]. The random access and serial purts 1O1 ... 1O3, S1O1 ... S1O 3 and address times A0 ... Ai are provided to allow the device to connect to an external bus. The RAM includes four memory arrays M-ARY1 ... M-ARY4 [Yamaguchi, 8:10-12]. Each memory cell array M-ARY1 ... M-ARY4 comprises m+1 word lines and n+1 sets of complementary data lines which intersect at (m+1) x (m+1) memory cells [Yamaguchi, 8:17-20]. The device may be formed on a single chip [Yamaguchi, 7:4-6].
    - 4.3.2.1.2. The dual-port RAM includes a timing control circuit TC that receives a number of external control signals [Yamaguchi, 18:10-13; Fig. 1]. One such external control signal is an external serial clock signal SC that is generated off-chip [Yamaguchi, 18:13-16]. The external serial clock signal SC is used to ensure stable synchromisation of the serial output operation of the dual-port RAM with the dot rate of a high-resolution, inhibitotical external CRT:[Yamaguchiy-28:7-15]. The external serial clock signal is therefore a signal of a fixed frequency linked to the dot rate of the external CRT.
    - 4.3.2.1.3. The timing control circuit includes a counter circuit CTR (Vamaguchi, 19:12-15]. A counter is a register that is capable of incrementing or decrementing the value it contains. Many microprocessor internative registers, including program counter (PC) and accumulator (AC) registers are also counters of this kind. An alternative arrangement is discussed in which a register latthes the count value and a counting counter is used to counter from zero until its output matches the value in the register [Yamaguchi, 28:19-29:1]. In the preferred embodiment, the counter of Yamaguchi, 28:19-29:1]. In the preferred embodiment, the counter of Yamaguchi, 21:12-17; 25:8-11]. Once loaded with this value, the counter circuit counts down to zero in synchronism with an internal clock signal, the counter advancing timing signal \$cp\$ [Yamaguchi, 21:18-22:3]. This internal clock signal \$cp\$ is generated by the direling control circuit TC from, and has the same frequency as, the external serial clock signal SC. It is merely a slightly delayed version of the external serial clock signal SC. It is merely a slightly delayed version of the external serial clock signal SC. It is merely a slightly delayed version of the external serial clock signal SC. It is merely a slightly delayed version of the external serial clock signal SC owing to the gate delays of inverters N1 and N2 and the AND gate AG2 of the timing control circuit TC [Yamaguchi, 23:8-14, Figs. 1 & 3]. The overall result is that the counter

25

circuit CTR counts clock cycles of the external serial clock signal SC [Yernaguchi, 19:12-13].

- 4.3.2.1.4. As will be described below, the counter circuit is used to delay the output of serial data by a number of clock-cycles corresponding to the value loaded into the counter circuit CTR [Yamaguchi, 27:19-21].
- 4.3.2.1.5. In accordance with a further internal clock signal &c, the serial I/O circuit latches the data presented by data regimers DR1 ... DR4 on complementary data lines CDS1 ... CDS4 to the serial data lines SIO1 ... SIO4 and hence to an external but [Yamaguchi, 19:17-19]. Clock signal &c is synchromized to external serial clock signal SC [Yamaguchi, 26:17-19]. After the first transition of the linernal clock signal &c, it is also used to shift a shift regimer of a pointer PNT that points to the current position in the data registers DR1 ... DR4, (has accessing the next data in the data registers DR1 ... DR4 [Yamaguchi, 26:19-27:7]. Data is output in accurate synchrony with the enternal serial clock signal &c only once an internal strobe signal &c, generated when the counter CTR reaches to zero, has born asserted.
- 4.3.2.1.6. The serial I/O circuit drivet data presented on the complementary data lines CDS1 ... CDS4 to the serial data lines SIO1 ... SIO4 in accordance with the internal clock signal str. One or other edge must be used to control SIO. Fig. 3 shows that the output data transitions on the rising edge of fer and on the rising edge of the serial clock signal SC.
- 4.3.2.1.7. As explained above, the number of clock cycle delays introduced into a serial read operation by the counter circuit CTR is equal to the value stored in it during the read request. That value can be between 0 and 15. The value stored is therefore representative of one of a plurality of different delay times.
- 4.3.2.2 GigoBit Logic, 1989 GaAs IC Data Book & Designer's Guide, August
  1989, 12G014 256x4-Bit Registered Self-Timed SRAM ("GigaBit")
  - 4.3.2.1. Gigabit describes a 236x4-bit static RAM fabricated using Gallium Arsenide (GaAs) technology ("The 12G014"). The 12G014 is a salf-timed SRAM ("STRAM"), running at a fixed frequency of 400 MHz. The clock cycle is therefore 2.5 ns. The 12G014 STRAM has differential clock inputs CLX and CLX, as shown in the block diagram on page 2-3. The differential clock inputs connect to an output clock generator functional block, which must include clock receiver circuitry to receive the differential clock inputs.
  - 4.3.2.2.2. The 120014 is a #4 memory, with four output drivers (Q0-Q3) outputting data onto the bus in response to a read request. The output is fully registered (double latch) as shown in the block diagram on page 2-3. The output register is clocked synchronously to the external clock rise the agency of the output clock generator that generates an internal clock from the complementary clock inputs CLK and CLK. Hence, the output operation is done synchronously with respect to the external clock.
  - 4.3.2.2.3. The 120014 has three output modes, camely letch mode, register mode and transparent mode. The transparent mode is asynchronous (similar to conventional SRAMs). Both the latched mode and register mode are clocked. In register mode, memory access takes place during the clock cycle in which the read request is received. Valid output details presented to the on-chip output drivers. At the next rising edge of the

RCV VON EPA MIENCHEN UL

\_ : 3-, 1-\_1 :\_ 18:39 : EP00101832.4 ſŗĊĬŢŢĔĊŸ

0PF0

26

clock signal, i.e. a full 2.5 as clock cycle after the read request is received, this data is loaded into the output drivers and propagates to the data output pina, and hence the bus, where it is held for a full cycle. This is shown and described in the thuing diagram on page 2-6.

- 4.3.2.2.4. In teach-mode, moreousy secrets figure takes place during the clock cycle in which the read request is received. Valid output data is presented to the on-chip output divers. However, these output drivers are driven transparent at the falling edge of the clock signal to allow valid data to appear on the data output plat, and hence on the bus, as soon as possible. The duty cycle of the clock is changed so that the falling edge mrives after less than one half clock cycle. The output drivers are driven transparent at this falling edge and latched at the next rising edge to hold data over to the falling edge of the next clock cycle. This is shown and described in the timing diagram on page 2-7.
- 4.3.2.2.5. The output mode is programmed by applying one of three signal levels to a MODE pin, as described on page 2-4. Vas level gives register mode. Vdd gives latch mode and Vcc gives transparent mode. The mode pin signal is received in the output clock generator where it must be detended. The circultry that decodes the mode pin signal and produces the decoded logical outputs is programmable until the mode pin is connected and thereafter outputs the value programmed into it. The value programmed into this register determines the output mode and, in particular, the output delay.
- 4.3.2.2.6. As discussed above, in register mode, data output takes place on the rising edge of the internal clock, which is synchronised with the external clock signal CLK. The Fig. on page 2.3 includes an "Output Clock Generator," which generates internal clock signals from CLK and CLK. These internal clock signals drive the output register, in register mode, data is driven onto the bus at the rising edge of the internal clock signals.
- 4.3.2.2.7. As discussed above, the value programmed into the access-time register determines the output mode and, in particular, the output dalay. It is representative of one of a plurality of different delay times. The second 
#### 4.3.2.3. US Patent No. 4,499,536, Issued February 12, 1985 ("Gemma")

- 4.3.2.3.1. Gemma describes a processor-based SCU that interfaces with a main memory including a plurality of memory colls arranged as one or more memory arrays (Demma, 3:63). The memory arrays may be in a number of configurations (Gemma, 6:25-32). The SCU includes a controller 17 that receives a clock signal T<sub>2</sub> synchronised with the processor machine cycle (Gemma, 4:26-33; Fig. 2). This is received by AND gates 29 and 24 within the controller 17. Toming control signals that drive a counter 25 are generated from the clock signal T<sub>2</sub> (Gemma, Fig. 2).
- 4.3.7.3.2 The SCU 17 receives memory related instructions from a current instruction register via a signal line 101 under the control of an execution unit. Control information is sent to the SCU from the execution unit via a signal line 102. The control information determines the "type of main memory access, that is, tead (FE), full write (ST) and partial write (PST)" (Oemma, 3:10-17). The generation of a main memory access start signal (EX) that is sent to the main memory access start signal (EX) that is sent to the main memory access that signal has a pulse width predetermined by the thining of timing signals to and T; (Gemma, 3:18-41). Subsequently, the SCU 19 sends a GFDR signal to the main memory on signal line 19 to instruct the main memory to send readout data to a data bus 118 and sends an

+49 89 23994465

27

ADV signal to the processor on signal line 120 to instruct a read data register in the processor to read the data on the data bus 118 [Gemma, 3:22-56]. The coment of the read data register is sent to the execution unit 2 via a data bus 122 [Gerama, 3:38-60]. It is implicit in the requirement for the main memory to respond to the GFDR signal that the main memory includes output drivers that respond to the signal. These output drivers onto the data bus 118.

- 4.1.2.3.3. The SCU includes a controller 13, which is shown in detail in Fig. 2. The controller 13 has "configuration registers 20 and 21 which retain identification flags for the machine cycle of the processor and identification flags concerning the access time of the main memory cells, respectively" [Gemma, 3:61-65]. As described, the controller includes "a counter 25 for counting an elapsed time after the signal EX of a producernised pulso width has been produced, a decoder 26 for decoding the count of the counter 25, a control circuit 27 for producing the signals GFDR and ADV ... based on the output of the decoder 26" [Gemma, 4:4-10], Therefore, the timing of the GFDR and ADV signals is determined with reference to the start of the count of the counter. The count is began with reference to the EX signal that has a product mined pulse width [Gemma, 1:39-41]. The counter counts according to the clock signal T<sub>4</sub> synchronized with the machine cycles [Gemma, 4:26-
- 4.3.2.3.4. The configuration registers 20 and 21 of the controller 13 are initialised to contain one of three machine cycle identification flags and one of three main memory identification flags [Gemma, 4:11-17]. The output from the configuration registers 20 and 21 are supplied to the control circuit 22 via signal lines 200 and 201 [Gemma, 4:22-25]. The counter 23 is reset to response to the memory signal EX being low [Gemma, 4:32-35]. The output of the counter, representing a number in binary form, 20-23, is fed to a decoder 26 [Gemma, 4:35-38].
- 4.3.2.3.5. According to Gemma, "the relation between the combinations of the identification flags ma (k=1-3) and the ma (i=1-3) and the send timing a of the algorithm of the send timing. Set the send timing are reconstructed by the count's (i=0.5) and the send timing are reconstructed by the count's (i=0.5). The send timing are predetermined based on the response performance of the processor and the most memory, do the response performance of the processor and the most memory, do the response performance of the processor and the most memory. A:53-60]. The following example of the timing is given: "when the identification flags ms and the are sold to "i=1", respectively, the signal GFDR is sent at the timing C, and the signal ADV is sent at the timing C, (Genuma, 4:50-63]. Thus, once the EX signal has been produced, that is, once the memory has been instructed to execute a read, the signal GFDR is sent to the memory to instruct it to output the result of the read at a time of C, which is measured in terms of machine cycles of the processor, the number being determined by the contents of the configuration registers, Having issued the signal GFDR, the controller then issues the signal ADV at a time of C, to instruct the read data register to read the output from the memory.
- 4.3.2.3.6. As discussed above, the timing signal T<sub>3</sub> is synchronous with the machine cycles. When signal EX goes high, AND gate 24 denotes the rising edge of signal T<sub>2</sub>. Thus, counter 25, and decoder 26 change state on the rising edge of T<sub>3</sub>. C<sub>1</sub> transitions from low to high [Gemma, 4:41-44]. The same will happen with C<sub>1-1-</sub>C<sub>1-1</sub>. Data selecting circuits 22 select, according to the input s0-44, one of the signals C<sub>1</sub>-C<sub>1-1</sub> applied to input terminals 60-44. The data selecting circuits reproduce the selected signal at a corresponding output terminal [Gemma 5:48-53].

CCILL ECT-

+49 89 239?/44 107€0

28

Unless the data selecting circuits are enabled, the outputs are zero [Genums 5:60-62].

- 4.3.2.3.7. Thus, the output "u" of a data selecting circuit rollects the state of a corresponding selected input, C<sub>1,1</sub>, C<sub>1,4</sub>. Since the signals, C<sub>1,1</sub>, C<sub>1,4</sub> are positive going and the distabled output of the selecting circuits is zero, the output "u" are also positive going in response to a rising edge of T<sub>1</sub>, which is in sum synchronised to an external clock. The signal GFDR, which controls the output of the data from the read data register, is derived from the second data selecting circuit 66.
- 4.3.2.3.8. The initialization of the configuration registers 20 and 21 is described as follows. In the initialization of the processor, one of the identification flags m<sub>1</sub>-m<sub>2</sub>, and one of the identification flags m<sub>2</sub>-m<sub>3</sub>, are set to "1". The operation may be carried out by a known technique, such as by loading a microprogram into the control memory during the initialization of the processor [Genma, 4.9-22].
- 4.3.2.3.9. The values, m<sub>1</sub>-m<sub>2</sub> and ta<sub>1</sub>-ta<sub>2</sub>, stored in the configuration control registers clearly control the timing of the output signals. The value stored in the programmable access time register is representative of one of a phrality of different delay times.
- 4.3.2.4. Japanese Patent Application Sho 62-185253, Published January 31, 1989, and English Translation ("Kumagai")
  - 4.3.2.4.1. Kumagai discloses a main morage unit MS 4 that includes RAM normory arrays RAMO, RAM1, RAM2, RAM3 [Kumagai, Fig. 1]. The memory device MS 4 is clocked by an external clock source 3. That clock source is at least common to the memory device MS 4 and the memory controller SCU. It is a fixed frequency clock [Kumagai, Fig. 4]. The clock is used to clock all the interfaces of MS 4 which are all latehed: command/address buffer MRQ 20, input data MSD 21 and output data MFD 30 [Kumagai, 4:8-22]. The chrotisty to receive the external clock is not specified in Kumagai, but it must exists and can simply be an legational state.
  - 4.3.2.4.2. The control unit of memory device MS 4, MCR 31, contains the clock counter circulary shown in Fig. 3. The circulary includes lattches CO ... C3. These latches stort a value expresentative of a number of clock cycles of the external clock, which is input to the circulary at 316 (clock TO). The combination of blocks 300, 301, 318 and 319 of Fig. 3 is a clock counter that would signal (see input to block 102) when the clock count reaches the delay value stored in lattches CO-C3. That signal then is used to trigger CASI (through the clock phase selection circulary 102, 303, 304 and 305). Hence, data in RAM0-3 is accessed only after the number of clock cycles stored in CO-C3 has transpired. The data is then sent to the memory output latch MFD 30 to be output at a clock edge to the requesting device SCU 3 [Kumagal, 5:10-27]. Lattches CO-C3 are programmable in the sense that they hold whalever values were read thm them. Because CO-C3 are part of MCR 31, which is programmed by SCU 3 via MRQ 20, CO-C3 are programmable by the SCU 3 via that
  - 4.3.2.4.3. Each of the synchronous interfaces to the memory device MS 4 of Kumaral, namely the command/address interface at MRQ 20, the input drn interface at MSD 21 and the curput data interface. MFD-30 centers he one or many bits wide. That output operation is in response to a read request from SCU 3 via command interface MRQ 20 [Kumagai, 4:32-5:2]. The output operation is delayed until after a specified number.

Printed:05-01-2001

TREE PAR

---

3€

----



## EP00101832.4



of clock cycles has transpired. The output operation is synchronous with respect to the external clock because MFD 30 is a latch.

- 4.3.2.4.4. As shown in Fig. 3 and 4 of Kumagai, the memory device MS 4 can be programmed to output data at any one of four phases of the external clock. The phase number value is stored in latthes TO-T3 (310-313). One of those four values (e.g. 3 out of a 0-3 range) corresponds to a synchronous output that is synchronised with respect to a rising edge of the external clock signal.
- 4.3.2.4.5. The value for access time in Kumagai is stored in latches CO-C3. Latches are devices that hold values clocked in after power is applied. The latches CO-C3 are programmed via the command interface MRQ 20. In most cases, it would be done once and for all after power up, because in a given system the memory access time and processor machine cycle will not change. This amounts to programming during an initialisation acquemee of the memory device following power up. The latches CO-C3 of Kumagai allow four different access times to be programmed into the memory device MS 4 [Kumagai, 3:27, Fig. 3: blocks 100, 318, 319 and 314].

#### 4.3.3. Delay Locked Loop (claims 14 and 16)

- 4.3.3.1. At the priority date of the Patent, DLLs were common general knowledge. DLLs enable regularly cyclic digital signals at the same frequency to be synchronised with one another.
- 4.3.3.2. UK Patent Application GB-2,197,553, Published May 18, 1988 ("Lofgreu")
  - 4.3.3.2.1. Lofgren describes a digital phase locked loop circuit (DLL) [Lofgren, abstract]. One principal application of the DLL described is to provide "optimum timing for control of high speed dynamic RAM devices" [Lofgren, 1:14-18]. Lofgren discloses the use of two identical delay lines. One delay line 12 is clocked by a local oscillator 20 and used to calibrate the DLL. The other delay line 18 is used to provide an accurate delay to an input signal [Lofgren, 1:130-2:5]."
  - 4.3.3.2.2 Each delay line 12. 18 consists of plural delay elements D<sub>a</sub> the amount of delay introduced by each of which being controlled by the level of two control signals VCP, VCN, generated by a charge pump 16 in response to phase errors detected in the first delay line 12 [Lofgren, 3:78-1414 4:23-33: 4:62-68; 3:78-96]. The delay introduced by the first delay line 12 is varied until it is exactly one period of the local oscillator 20 [Lofgren, 4:104-106]. Identical control signals are then applied to the second delay line 18. It is then known that each of the n delay elements D<sub>a</sub> in the second delay line 18 will introduce a delay of one n<sup>p</sup> of the period of the local oscillator. The second delay line is a multi-tap line, ellowing one of a plurality of delays to be selected [Lofgren, 2:5-13].
- 4.3.3.3. IEEE Journal of Solid State Circuits, Vol. 25, No. 1, Pobroary 1990, "An On-Chip Smart Memory for a Data-Flow CPU" ("Urieghara"), as Exemplifying Common General Knowledge
  - 4.3.3.1.1. Uvieghare describes a high performance substrate CPU that has an embedded smart memory of the type known as a "register alias table" ("RAT"). The "RAT" is a multi-part communication-substrate memory supporting branch prediction and exception handling. An experimental 1240 bit RAT is described [Uvieghara, abstract]. The RAT is a

Printed:05-01-2001

وي مياند والله

+49 69 23994465:¢

EP00101832.4

synchronous DRAM [Uvieghare, Fig. 3] having a block road mode [Uvieghare, 87:2-4].

- 4.3.1.1.2. The RAT uses a PLL-based clock generator on-chip [Uvleghara, Fig. 13; and p. 92 "All clocks are generated by a ... PLL-based clock generator."]
- 4.3.3.4. US Patent No. 4,637,018, Issued January 13, 1987, ("Flora"), as Exemplifying Common General Knowledge
  - 4.3.3.4.1. Flora discloses a DLL that is designed to synchronise the outputs of a distributed clock driver circuit with an accuratory delayed external clock signal [Flora, 3:6-16]. As the device is a clock distribution system, exact synchronisation with the external clock signal is not essential, but synchronisation of the outputs of several chips with each other is [Flora, 3:22-28]. For this reason the external clock signal receiving line is bifurcated. One branch is subject to an accurate delay and the other includes a multi-tap delay line introducing a veriable delay to the clock driver circuity are synchronised to the delayed external clock [Flora, 3:50-68]. However, if securate phase synchronisation with the external clock were required, the delay line would be removed, or re-introduced in the same branch as the variable delay to give an accurate delay of just short of one clock cycle. In this way, the outputs of the clock driver circuitry would be accurately synchronised to the external clock. This all results from the application of common general knowledge at the priority date.
- 43.3.5. Japanese Patent Application JP-A-91-284132, published November 15, 1989, and English Translation ("Kosugi"), as Exemplifying Common General Knowledge
  - 43.3.5.1. Kosugi discloses a digital phase locked loop (DPLL) that is used for synchronising the internal read clock 3 (clocking the output) of a memory device 1 to its internal write clock 2 (clocking the input). The memory write clock 2 is lately generated from an external clock.
- 43.3.6. Motorola MC88200 Cache/Memory Management Unit User's Manual, Published 1988, as Esemplifying Common General Knowledgo ("MC88200")
  - 4.3.3.6.1. The MC88200 is a single thip synchronous device that contains high-speed cache memory. The MC88200 has a large number of on-chip, dynamically programmable configuration registers, as shown in table 1-1. The device generates co-chip all internal timing signals from an external clock signal CLK. The MC88200 internal clock is aurmally phase locked to the external clock signal CLK in order to minimise the skew between the external and internal signals [MC88200, page 4-9].
- 4.3.3.7. It was obviously desirable on the priority date of the Patent that internal device clock signals should be synchronised as closely as possible with the external clock signal.
- 4.3.3.2 The objective problem to be solved by a device according so granted claims
  14 or 16 is the provision of more accurately synchronised internal clock
  signals. This problem is solved by using a DLL, as would have been well
  known to a person skilled in the art at the priority date.
- 4.3.3.9. It follows that the subject-matter of claims 14 and 16 is obvious.

المرابع والمتال ومعاولاتها

RCV VON: EPA HUTENCHEN DI

EP00101832-4

CCLTL strie- ---- as as semanationary

#### 4.1.4. Dual Internal Clocks (Claim 15)

The Taritation of the same

- 4.1;4.1. US Patent 4,580,738, Published July 14, 1987 ("Tam")
  - 4.3.4.1.1. Turn discloses a memory device that can operate in a conventional access mode and a high speed sequential (block) mode [Turn, abstract]. To facilitate the high speed sequential mode, the resembly is organized into two arrays [Turn, Fig. 1]. A separate internal clock is derived for each erray (CKL; CKR) from an external clock signal CK. The two internal clocks are 180° out of phase with one another (Turn, Fig. 2; 3:63-4:5 at seq.).
- 4.3.4.2. US Patent 4,330,852, Published May 18, 1982 ("Redwina")
  - 4.3.4.2.1. Redwine discloses a serial lapst/output memory device in which the input/output is performed in units of 256 bits [Redwine, abstract; Fig. 1]. To increase the serial access speed, the memory is organised into two arrays [Redwine, 2:55-60; Fig. 1]. A separate internal clock is derived for each array (Φ1: Φ2) from an external clock signal Φ. The two internal clocks are 180° out of phase with one another [Redwine, 4:62-64; Fig. 3]. Thus, the memory device is able to out put serial data via output multiplexer 26 at twice the clock rate of the external clock Φ [Redwine, 7:17-26].

D: 61.64.0E.04.2004.

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE REQUEST FOR FILING A CONTINUED PROSECUTION APPLICATION UNDER 37 CFR 1,53(d) (Case No. RA043D2C3C)

Attention: Office of Petitions Assistant Commissioner for Patents Washington, D.C. 20231

**FAX RECEIVED** 

JAN 3 0 2001

PETITIONS OFFICE

Transmitted herewith under 37 C.F.R. \$1.53(d) is a Continued Prosecution Application (CPA) for:

Title: METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH

Inventors: Michael Farmwald Mark Horowitz

Ser. No.: 09/492,982

Art Unit: 2818

Filed: JANUARY 27, 2000

Examiner: T. NGUYEN

## Petition under 37 C.F.R. \$1.313(b) (5)

Submitted herewith is a petition pursuant to 37 CFR 1.313(b)(5) for withdrawal from issue of the above identified application so that an Information Disclosure Statement is considered in this Continued Prosecution - Application - Application the second

#### Correspondence Address:

Kindly address all communications to:

7 778 L C 1876 - 2016/500 x 500946 - 1514/2581

Neil A. Steinberg, Esq. Rambus Inc. 4440 El Camino Real

Los Altos, California 94022

03/23/2001 VBROVN2 00000003 500998 09492982 01 FC:103 108.00 CH

19,000

Telephone No. 650-947-5325 Facsimile No. 650-947-5001

Page 1

2000

01/20/2001 01:56 FAX 650 847 5001

#### 3. FILING FEE

Bas	ic Fee	•					• • •	• •	• •	•	·—	
Add	itional F	ees:										
:	Surcharge	for	more	than 2	0 total	claims	(0) .					\$ <u> </u>
:	Surchaige	for	more	than 3	indepe	ndent c	laims	(0)			•	\$ <u>-0-</u>
Tot	al Filing	Fee					• • •			• •	\$	710.00

## 5. Manner of Payment:

- [ ] A check payable to the Commissioner of Patents and Trademarks, in the amount of <u>S</u> is enclosed as payment of the Total Filing Fee.
- [XX] Please charge my Deposit Account No. 50-0998 in the amount of § 710.00 to cover the above fees. A duplicate copy of this sheet is enclosed.
- [XX] The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 50-0998. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

Date: January 29, 2001

Neil A. Steinberg Reg. No. 34,735 650-947-5325

Page 2

ingri eren 15.6

#15

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA INPUT LENGTH

Deputy Assistant Commissioner for Patent Policy and Projects Washington, DC 20231

FAX RECEIVED

Art Unit: 2818

Examiner: T. Nguyen

Before

.IAN 3 0 2001

Attention: Office of Petitions

PETITIONS OFFICE

or ingritualistically of abbridge existing one

PETITION UNDER 37 C.F.R. §1.313(b)(5) FOR WITHDRAWAL FROM ISSUE SO THAT INFORMATION CAN BE CONSIDERED IN A CONTINUED PROSECUTION APPLICATION

Dear Sir:

Applicants' hereby petition for withdrawal of the above-identified application under 37 C.F.R. §1.313(b)(5) so that an Information Disclosure Statement may be considered in a Continued Prosecution Application (CPA). The above identified application has been allowed and the issue fee has been paid. Recently, several documents have been identified in a Notice of Opposition to European Patent 1 004 955, which includes claims that are similar to claims in the parent patent (i.e., U.S. Patent 6.034.918) of the instant application.

Since the voluminous nature of Information Disclosure Statement (\*IDS\*) and documents cited therein makes its submission by facsimile impractical, a <u>copy</u> of the IDS is attached hereto and the <u>eriginal</u> IDS

800 👰

RAMBUS

01/20/2001 01:28 BVX 820 841,2001

and documents cited therein are being filed by First Class Mail concurrently herewith.

Applicants hereby authorize charging deposit account no. 50-0998 the \$130.00 petition fee under 37 C.F.R. \$1.17(i). If there are any further charges associated with this submission; please charge deposit account no. 50-0998.

Respectfully submitted,

Date: January 29, 2001

Neil A. Sceinberg Reg. No. 34,735 650-947-5325 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

Group -

Art Unit:2818

Examiner: T. Nguyen

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA )

INPUT LENGTH

**FACSIMILE COVER SHEET** 

DATE:

Box CPA

January 30, 2001

**FAX RECEIVED** 

TO:

Office of Petitions

JAN 3 0 2001

FAX NUMBER:

703-308-6916

**PETITIONS OFFICE** 

10 attached NO. OF PAGES:

# **MESSAGE**

Attached is a petition under 37 CFR 1.313(b)(5), along with a 37 CFR 1.53(d) (CPA) application,

I hereby certify that the attached:

- 1. Transmittal-Request for a Continued Prosecution Application (CPA) (2 pages in duplicate)
- 2. Petition under 37 CFR 1.313 (b)(5) For Withdrawal From Issue So That Information Can Bc Considered in an Information Disclosure Statement (2 pages in duplicate + 2 page attachment)

are being facsimile transmitted to the United States Patent and Trademark Office (Fax No.703-308-6916) on January 30, 2001 in the above-referenced application.

Joe G. Moniz

650-947-5336

RYNBUS

01/30/3001 01:22 EVX 820 841 2001



#### United States Patent and Trademark Office

UNITED STATES PATENT AND TRADEMAR OFFICE WASHINGTON, D.C. 2023

Paper No. 16

NEIL A. STEINBERG, ESQ. RAMBUS INC. 4440 EL CAMINO REAL LOS ALTOS, CA 94022

COPY MAILED

MAR 0 2 2001

OFFICE OF PETITIONS

In re Application of Michael Farmwald et al Application No. 09/492,982 Filed: January 27, 2000 Attorney Docket No. P043D2C3C

ON PETITION

This is a decision on the petition under 37 CFR 1.313(b) (5), filed January 30, 2001, which is being treated as a petition under 37 CFR 1.313(c) (3) to withdraw the above-identified application from issue after payment of the issue fee. <u>See</u> 1233 Official Gazette 54 (April 11, 2000).

The petition is GRANTED.

The above-identified application is hereby withdrawn from issue in favor of a continued prosecution application (CPA) under 37 CFR 1.53(d).

Petitioner is advised that the issue fee paid on December 12, 2000 in the parent application is not refundable nor can it be applied towards any new Notice of Allowance which may issue on the CPA filed January 30, 2001.

Telephone inquiries should be directed to the undersigned at (703) 305-8680.

The application is being forwarded to Technology Center AU 2818 for processing of the CPA.

Frances Hicks

Petitions Examiner Office of Petitions

Office of the Deputy Commissioner for Patent Examination Policy

P 2818 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C) In the Application of: Group Art Unit: 2816. FARMWALD et al. Bafore Serial No: 09/492,982 Nonyen Examiner: T. hereby consty that this co riled: JANUARY 27, 2000 Title: METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH Assistant Commissioner for Patents Washington, DC 20231

#### INFORMATION DISCLOSURE STATEMENT

Dear Sir:

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, submitted herewith is a modified Form PTO-1449, including a copy of all of the documents listed therein. An English translation has been obtained for one of the references and a copy of this translation is enclosed herewith.

Some of the references listed in the PTO-1449 have appeared in a communication from a foreign patent office in a related foreign application. A copy of that communication along with an English translation is also enclosed herewith.

It is respectfully requested that the Examiner make his consideration of the reference formally of record with the next Action. The Commissioner is hereby authorized to charge any fees which may be required in connection with this submission to Deposit Account No. 50-0998. A duplicate copy of this document is enclosed.

Date: March 2, 2001

Respectfully, submitted

Neil A. Steinberg

Reg. No. 34,735 650-947-5325

42

							_				
	PTO-1449 (Modifie		ATTY, DOCKET NO. P043D2C3C	SERIAL NUMBER 09/492,982							
	PARTMENT OF CO AND TRADEMAI		APPLICANT(S) FARMWALD ET AL.								
INFO	ORMATION DISCL STATEMENT BY APPLICANT		FILING DATE JANUARY 27, 2000	GROUP ART UNIT 2818							
	•	v.s.	PATENT DOCUMENTS								
EXAMINER INTLALS	DOCUMENT NUMBER	DATE	NAME .	CLASS CLAS							
	5,034,954	-Jul. 23, 1991	Khanet al.	-	<u> </u>	二_					
		<u> </u>	<u> </u>	┸		<u>l</u>					
		PORE	GN PATENT DOCUMENTS		,						
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB TEME		1100				
70.	SHO 58-192154	Nov. 9, 1983	Japan			но					
1	SHO 63-34795	Feb. 15, 1988	Japan			Ю					
	SHO 61-107453	May 26, 1986	5 Japan			NO					
	SHO 63-91.766	April 22, 198	B Japan -			YES	<u> </u>				
	SHO 62-16289	Jan. 24, 1987	Japan			NO					
7'NT	SHO 61-160556	Oct. 4, 1986	Japan			NO	_				
	OTHER	DOCUMENTS (In	cluding Author, Title, Date, Pertinent P	ages, Etc.)							
			·			_					
							-				
							•				
		•	D		/						





Ms. Michiko Sites RAMBUS INC. 4440 El Camino Real Los Altos, CA 94022



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Any. Docket No. P043D2C3C)

APPLICANT: FARMWALD ET AL.

FILED: JANUARY 27, 2000

-SERIALING:: 09/492,982.

TPP: F. 1400

METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH

#### RECEIPT OF THE FOLLOWING PAPERS IS ACKNOWLEDGED

 Information Disclosure Statement (1 page + 1 copy thereof + PTO-1449 (1 page)) + REFERENCES

DATE: MARCH 5, 2001

ATTY: NAS

TES PATENT AND TRADEMARK OFFICE IN THE STATED (Case No. P043D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Group Art Unit: 2818

Examiner: T. Nguyen

Assistant Commissioner for Patents Washington, DC 20231

#### INFORMATION DISCLOSURE STATEMENT

Dear Sir:

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, submitted herewith is a modified Form PTO-1449, including a copy of all of the documents listed therein.

The documents listed in the PTO-1449 have been recently identified in a pending U.S. District Court For Eastern District of Virginia case, namely in Rambus Inc. v. Infineon Technologies A.G., et al., as prior art against the inventions claimed in U.S. Patent 6,034,918, the parent of the instant application. An explicit reference to these documents is made on pages 18-21 in the DEFENDANT INFINEON TECHNOLOGIES AG'S FIRST SUPPLEMENTAL RESPONSES TO PLAINTIFF'S INTERROGATORIES NOS. 3, 5 and 6 (hereinafter the 'SUPPLEMENTAL RESPONSE'). A copy of the SUPPLEMENTAL RESPONSE is included herewith.

It is respectfully requested that the Examiner make his consideration of these references formally of record with the next Action. The Commissioner is hereby authorized to charge any fees which may be required in connection with this submission to Deposit Account No. 50-0998. A duplicate copy of this document is enclosed.

Respectfully submitted,

Date: Feb. 8 , 2001

Neil A. Steinberg Reg. No. 34,735

650-947-5325

Sheet 1 of 2

ATTY. DOCKET NO. P043D2C3C

APPLICANT(S)

SERIAL NUMBER 09/492,982

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE JANUARY 27, 2000

GROUP ART UNIT

		U.S	PATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
TNI	4,482,999	11/13/84	Janson et al.	37-	1152	
1	4,835,674	05/30/89	Collins et al.	709	214	
_	5,193,193	03/09/93	lyer	710	117	
	5,179,667	01/12/93	lyer	711	167	
	4,926,385	05/15/90	Fujishima et al.	365	23.923	
_	4,566,099	01/21/86	Magerl	370	504	
	4,803,621	02/07/89	Kelly	711	5	
	4,589,108	· 05/13/86	Billy	370	523	
	4,870,622	09/26/89	Aris et al.	365	230.02	٠.
	5,134,699	07/28/92	Aria et al.	ho	35	
	4,878,166	10/31/89	Johnson et al.	710	127	
	4,849,965	07/18/89	Chomel et al.	370	1138	
TNE	4,851,990	07/25/89	Johnson et al.	710	122	

•	<u> </u>	·		DREIGN PATENT DOCUMENTS			
	EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	Therefore the Vision
Ì		·					

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER TAN . NEWYEN)

DATE CONSIDERED

03/17/01

<u>:</u>.:

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT

BY APPLICANT

SHEEL 2 of 2

ATTY. DOCKET NO.
PO43D2C3C

PO43D2C3C

SERIAL NUMBER
09/492,982

APPLICANT(S)

FARMWALD ET AL.

FILING DATE
JANUARY 27, 2000

GROUP ART UNIT
2818

		. U	S. PATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT'	DATE	NAME	CLASS	SUB	FILING DATE
7~7.	4,048,673	09/13/77	Hendric et al.	710	129	
	4,748,617	05/31/88	Drewlo ·	359	121	
	4,435,762	03/06/84	Milligan et al.	710	6	
	4,839,801	06/13/89	Nicely et al.	710	35	
	4,949,301	08/14/90	Joshi et al.	711	wo	
	4,047,246	09/06/77	Kerflenevich et al.	700	61	
	5,029,124	07/02/91	Leahy et al.	740	105	-
TAT	4,625,307	11/25/86	Tulpule et al.	370	402	

,		. FC	DREIGN PATENT DOCUMENTS			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TEAMBLATION TEAMO
L						

	OTHER DOCUMENTS (Including Author	Title,	Date. Pertine	nt Pages, Etc.)		
J	make a contract and a contract to the contract of the contract	4-	inch lilli	1.		
·						-
L					•	

EXAMINER TANS T. NEWYENS DATE CONSIDERED US/17/31

EXAMPLER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered, include copy of this form with next communication to applicant.

č.

DEC 25 2000 18:33 FR CHRISTIAN BARTON

TO 39070357000001#1 P.06/51

#### IN THE UNITED STATES DISTRICT COURT FOR THE EASTERN DISTRICT OF VIRGINIA (Richmond Division)

RAMBUS INC.

Pleintiff,

Civil Action No. 3:00CV524

INFINEON TECHNOLOGIES AG, et al.,

Defendants.

#### DEFENDANT INFINEON TECHNOLOGIES AG 'S FIRST SUPPLEMENTAL RESPONSES TO PLAINTIFF'S INTERROGATORIES NOS, 3, 5 and 6

Pursuant to Federal Rule of Civil Procedure 33, Plaintiff Infineon Technologies AG ("Infineon") hereby makes the following supplemental responses to Plaintiff Rambus, Inc.'s ("Rambus") Interrogatories Nos. 3, 5 and 6. Each response herein is made subject to and without waiver of Infineon's previously-stated General and Specific Objections. Pursuant to Federal Rule of Civil Procedure 26(e), Infineon reserves the right to supplement its responses or document production if it learns of additional responsive information.

## SUPPLEMENTAL RESPONSES

#### INTERROGATORY NO. 3:

Identify each and every customer of Infineon that has purchased or is purchasing Infineon SDRAMs, DDR SDRAMs, or SGRAMs, or any modules that contain any such devices, within the United States or for inclusion in products sold or offered for sale in the United States, identifying the devices, modules or chip sets purchased and the date of purchase.

## SUPPLEMENTAL RESPONSE TO INTERROGATORY NO. 3:

To the extent any consumers are identified in response to Interrogatory No. 3, Infineon responds pursuant to Fed. R. Civ. P. 33(d) that the answer to this interrogatory may be derived or ascertained from the business records of Infineon that have been produced in this action. Such documents include I 023284 - 1 023309, I 089866 - I 08911 and I 141447 - I 141514.

#### INTERROGATORY NO. 5:

For each and every infineou product or device accused of infringement in this action, identify on a claim chart (on a product-by-product basis) each limitation of each claim of the patents-in-suit that Infineou contends is not met by each such product or device, the basis for Infineou's contention that the limitation is not met literally or under the docurine of equivalents, and all portions of the patents-in-suit and related prosecution file and/or prior art references that Infineou asserts support its contention.

#### SUPPLEMENTAL RESPONSE TO INTERROGATORY NO. 5:

Noninfringement of patent claims depends, in part, on the interpretation of claim language in the asserted claims. Claim construction is a question of law for the Court. In this case, the Court has not yet construed any claims of the patents-in-suit. Accordingly, Infineon reserves its rights to supplement or amend its responses to this interrogatory once the Court rules on the interpretation of the claim language in the asserted claims of the patents-in-suit. In addition, Rambus bears the burden of proof for infringement, but has not identified with specificity which of the accused products infringe each asserted claim. Accordingly, pursuant to Infineon's interpretation and

understanding of the asserted claims and Rambus' generic infringement contentions, the products accused by Rambus do not infringe for at least the following reasons:

#### A. U.S. Patent No. 5,953,263

In response to Infineon's Interrogatory No. 1, Rambus accused Infineon's SDRAMs, DDR SDRAMs and SGRAMs of literally infringing claims 1-5, 14-19, 21, 23-25, 27-28 and 30-33 of the 263 patent. Rambus does not, however, identify any specific circuitry or methods of operating a semiconductor memory device that allegedly infringe particular asserted claims. Infineon's investigation to date reveals that none of the accused products infringe the asserted claims of the 263 patent for one or more of the following reasons: 1) the accused products do not respond to read requests, 2) the accused products do not contain a programmable register to store a value that is representative of a delay time after which the memory device responds to a read request; 3) the accused products do not contain a programmable register to store a value that is representative of a number of clock cycles of an external clock to transpire before data is output onto an external bus in response to a read request; 4) the accused products do not include output drivers to output data onto an external bus after a number of clock cycles of an external clock transpire; 5) the accused products do not output date onto an external bus synchronously with respect to an external clock; 6) the accused products do not contain a programmable register to store a value representative of a number of clock cycles of a clock to transpire before data is output onto a bus in response to a read request; 7) the accused products do not include output drivers to output data onto a bus after a number of clock cycles of a clock transpire; 8) the accused products do not output data onto a but synchronously with respect to a clock; 9) the accused products do not perform methods that include the steps of receiving and storing a time delay value in a programmable register that is representative of a number of clock cycles of an external clock to transpire before data is output onto an external

bus in response to a read request or a transaction request; and 10) the accused products do not perform methods that include the step of selecting one of a phirality of time delays after which the memory device provides data in response to a read request. In addition, the accused Infineon products practice the prior art. Thus, to the extent that Rambus attempts to expand the asserted claims to cover the accused Infineon products, those claims are invalid over the prior art.

#### B. U.S. Patent No. 5,954.804

In response to Infineon's Interrogatory No. 1, Rambus accused Infineon's SDRAMs, DDR SDRAMs and SGRAMs of infringing claim 26 of the '804 patent. Rambus does not, however, identify any specific circuitry that allegedly infringes that particular claim. Infineon's investigation to date reveals that none of the accused products infringe the asserted claim of the '804 patent for one or more of the following reasons: 1) the accused products do not output data on an external bus synchronously with respect to first and second external clock signals; 2) the accused products do not respond to read requests, and do not contain an internal register to store a value which is representative of a number of clock cycles to transpire before responding to a read request; 3) the accused products do not contain delay locked loop circuitry to generate an internal clock signal using first and second external clock signals; 4) the accused products do not have interface circuitry, coupled to an external bus to receive a read request; and 5) the accused products do not output data on the external bus in response to an internal clock signal synchronously with respect to first and second external clock signals and in accordance with a value stored in a first internal register that is representative of a number of clock cycles to transpire before the device responds to a read request. In addition, the accused Infineon products practice the prior art. Thus, to the extent that Rambus attempts to expand the asserted claim to cover the accused Infincon products, that claim is invalid over the prior art.

#### C. U.S. Patent No. 6.032,214

In response to Infineon's Interrogatory No. 1, Rambus accused Infineon's SDRAMs, DDR SDRAMs and SGRAMs of infringing claims 1, 2, 4, 6, 9-11, 14-16, 18, 19, 21, 24-26 and 29 of the '214 patent. Rambus does not, however, identify any specific circuitry or methods of operating a synchronous memory device that allegedly infringe particular claims. Infineon's investigation to date reveals that none of the accused products infringe the asserted claims of the '214 patent for one or more of the following reasons: 1) the accused Infineon products do not provide first block size information to a memory device in the form of a binary code or otherwise; 2) the accused Infineon products do not issue first or second read requests to a memory device; 3) the accused Infineon products do not have first and second external clock signals; 4) the accused devices do not output data on an external bus synchronously with respect to first and second external clock signals; 5) the accused products do not respond to read requests; 6) the accused products do not store a code in an access-time register that is representative of a number of clock cycles; and 7) and the accused Infineon products are not automatically precharged after executing a read request. In addition, the accused Infineon products practice the prior art. Thus, to the extent that Rambus attempts to expand the asserted claims to cover the accused Infineon products, those claims are invalid over the prior art.

#### D. U.S. Patent No. 6,034,918

In response to Infineon's Interrogatory No. 1, Rambus accused Infineon's SDRAMs, DDR SDRAMs and SGRAMs of infringing claims 1, 2, 6, 8-9, 13, 15-20, 24, 25, 29-31, 33 and 34 of the '918 patent. Rambus does not, however, identify any specific circuitry or methods of operating and/or controlling a synchronous memory device that allegedly infringe particular asserted claims. Infineon's investigation to date reveals that none of the accused products infringe the asserted claims of the '918 patent for one or more of the following reasons: 1) the accused products do not provide

first or second block size information to a memory device, wherein the block size information defines an amount of data; 2) the accused products do not issue first or second read requests to a memory device; 3) the accused products do not issue first or second write requests to a memory device; 4) the accused products do not output data corresponding to first or second block size information onto the bus synchronously with respect to an external clock signal; 5) the accused products do not provide or store a code which is representative of a delay time to transpire before data is output onto the bus after receipt of a read request; 6) the accused products do not receive first block size information from a bus controller, wherein the first block size information defines a first amount of data to be output by the memory device onto a bus in response to a read request; 7) the accused products do not output a first amount of data corresponding to first block size information, in response to a first read request, onto a bus synchronously with respect to an external clock signal; 8) the accused products do not output a first amount of data corresponding to first block size information in response to a second read request omo a bus synchronously with respect to an external clock signal; 9) the accused products do not input a first amount of data corresponding to first block size information in response to a first write requests from a bus synchronously with respect to an external clock signal; 10) the accused products do not store a value in a time delay register, the value being representative of a number of external clock cycles to transpire; 11) the accused products do not receive block size information from a bus controller wherein the block size information defines a first amount of data to be output by the memory device onto the bus in response to a read request; 12) the accused products do not output a first amount of data corresponding to block size information in response to a first read request; 13) the accused products do not output data synchronously with respect to an external clock signal during a plurality of clock cycles of an external clock signal in accordance with a value stored in a time delay register; and 14) the accused infineon

products do not use a DLL to generate an internal clock signal. In addition, the accused Infineon products practice the prior art. Thus, to the extent that Rambus attempts to expand the asserted claims to cover the accused infineon products, those claims are invalid over the prior art.

#### INTERROGATORY NO. 6:

If Infinern contends that any or all of the claims of the patents-in-suit are invalid or unenforceable, state the basis for such contention by identifying each such patent and claim, each fact underlying such contention, including the identification of any elleged prior act, the individuals who have knowledge of the facts underlying such contention, and all documents related to such contention.

#### SUPPLEMENTAL RESPONSE TO INTERROGATORY NO. 6:

Based on its investigation to date, each of the asserted claims of the patents-in-suit are invalid and/or unenforceable for one or more of the following reasons:

The patents-in-suit are unenforceable due to patent misuse and estopped due to Rambus' misconduct at JEDEC because throughout its tenure as a JEDEC member, under the policies and rules of JEDEC, Rambus was obligated to disclose any patents or patent applications that might be involved in the work of any of the commined meetings that its representatives attended. As of 1992, Rambus believed that its pending patent applications covered the SDRAM technology being discussed for standardization by JEDEC Committee 42.3. Further, pursuant to its patent strategy, at various times during its tenure as a member of JEDEC, Rambus filed continuation patent applications for the express purpose of filing claims to track the SDRAM technology being discussed at the JEDEC meetings its representatives attended. Rambus attended no less than 15 JEDEC committee 42.3 meetings during which SDRAM standardization was discussed, but never disclosed to the JEDEC members that it had pending patent applications that it believed covered the work being discussed by the committee nor did it disclose that it intended

and did file claims to cover the work of the committee. Instead, the only disclosures of intellectual property rights by Raminus were patents that did not relate to the work being done by the committee. In reliance of Rambus' nilence with regard to patents and patent applications that might relate to the SDRAM standardization work, JEDEC and its members, including Infineon, unknowingly adopted SDRAM standards that Rambus now claims are covered by its patents. Further Infineon has made substantial investments in developing, manufacturing and selling SDRAM and DDR SDRAM products that are compatible with the JEDEC standards, believing these standards to be open standards. The details of the factual basis for Infineon's affirmative defense that the patents-in-suit are unenforceable due to equitable estoppel and patent misuse are set forth in paragraphs 74-194 of Infineon's Answer and Counterclaims to Rambus' First Amended Complaint, which are incorporated by reference in their entirety in this response. Moreover, Rambus' delay in filing the patent applications that contain the asserted claims until after it terminated its membership in JEDEC constitutes laches.

#### A. U.S. Patent No. 5.953.263

The 263 patent is also menforceable due to inequitable conduct during prosecution of the patent application that matured into the '263 patent and due to inequitable conduct during the prosecution of Application Serial No. 07/510,898 ("the '898 application") and subsequent patent applications related to the '263 patent, including patent applications through which the '263 patent claims priority to the '893 application, for failure to cite, *Inter alla*, the following references to the PTO:

- 1. U.S. Patent No. 5,140,688; and
- Documents published during the development of specifications for the Scalable Coherent Interface Project, IPEE P1596 (collectively "SCI publications"), including:

- David B. Gustavson et al.," The Scalable Coherent Interface Project (Superbus)", draft of August 22,1988;
- David B. Gustavson, "Scalable Coherent Interface", November 1988, (paper to appear at COMPCON Spring 1989);
- David V. Jarues, "Scalable I/O Architecture for Buses", November 1988, (paper to appear at COMPCON Spring 1989);
- David V. James, "P1596: SCl, A Scalable Coherent Interface", November 1988, (transparencies);
- e. Kruit Alnes, "SCI: A Proposal For SCI Operation", November 1988;
- f. Krut Alnes, "SCI: A Proposal For SCI Operation", January 1989;
- g. Bjørn O. Bakka et al., "SCI: Logical Level Proposals", January 1989;
- Ernst H. Kristiansen et al., "Scalable Coherent Interface", February 1989, (paper to appear in Eurobus Conference Proceedings, Munich, May 1989);
- Morten Schanke, "Proposal For Clock Distribution in SCI", May 1989; and
- Enist H. Kristiansen et al., "Scalable Coherent Interface", Eurobus, London, September 1989.

Claims 1, 18, 24-25 and 27 are invalid under 35 U.S. C. § 102 and/or § 103, in view of the following references, either alone or in combination with either one or more of the following

listed references and/or the general knowledge of one of skill in the art:

- 1. U.S. Patent No. 3,950,735;
- Japanese Patent Application 54-160587;
- 3. U.S. Patent No. 4,445,204;
- 4. Japanese Patent Application 55-89232;
- 5. Japanese Patent Application 58-186919;
- 6. U.S. Patent No. 4,858,113;
- U.S. Patent No. 4,953,128;

**中心。"海巴州中国的** 

- B. U.S. Patent No. 5,140,688;
- Japanese Patent Application 62-51509;
- 10. Japanese Patent-Application 62-7-1428;
- 11. Japanese Patent Application 62-185253;
- ICs For Entertainment Electronics Picture-in-Picture System, as described in data sheets of SDA 9087 and SDA 9088 published by Siemens; and
- Giga Bit Logic 12G014 data sheet \*256x4 Bit Registered, Self-Timed Static RAM,
   2.5 ns Cycle Time, \* 1989 GaAs IC Data Book & Designer's Guide.

Claims 2-3, 14-15 and 30-31 are invalid under 35 U.S. C. § 102 and/or § 103, in view

of the following references, either alone or in combination with either one or more of the following listed references and/or the general knowledge of one of skill in the art:

- 1. U.S. Patent No. 3,950,735;
- Japanese Patent Application 54-160587;
- 3. U.S. Patent No. 4,445,204;
- 4. Japanese Patent Application 55-89232;
- Supanese Patent Application 58-186919;
  - 6. U.S. Patent No. 4,858,113;
  - 7. U.S. Patent No. 4,953,128;
  - 8. U.S. Patent No. 5,140,688;
  - 9. Japanese Patent Application 62-71428;
  - 10. Japanese Patent Application 62-185253;
  - ICs For Entertainment Electronics Picture-in-Picture System, as described in data sheets of SDA 9087 and SDA 9088 published by Siemens; and
  - Giga Bit Logic 12G014 data sheet "256x4 Bit Registered, Self-Timed Static RAM,
     5 ns Cycle Time," 1989 GaAs IC Data Book & Designer's Guide.

Claims 4 and 23 are invalid under 35 U.S. C. § 102 and/or § 103, in view of the following references, either alone or in combination with either one or more of the following listed references and/or the general knowledge of one of skill in the art:

- Japanese Patent Application 54-160587;
- 2. U.S. Patent No. 4,445,204;
- 3. Japanese Patent Application 55-89232;
- Japanese Patent Application 58-186919;
- 5. U.S. Patent No. 4,858,113;
- 6. U.S. Patent No. 4,953,128;
- 7. U.S. Patent No. 5,140,688;
- Japanese Patent Application 62-51509;
- 9. Japanese Patent Application 62-71428;
- 10. Japanese Patent Application 62-185253; and
- 11. ICs For Entertainment Electronics Picture-in-Picture System, as described in data sheets of SDA 9087 and SDA 9088 published by Siemens.

Claims 5, 19, 21 and 28 are invalid under 35 U.S. C. § 102 and/or § 103, in view of.

the following references, either alone or in combination with either one or more of the following listed references and/or the general knowledge of one of skill in the art:

- 1. Japanese Patent Application 54-160587;
- 2. Japanese Patent Application 55-89232;
- 3. Japanese Patent Application 58-186919;
- 4. U.S. Patent No. 4,858,113;
- 5. U.S. Patent No. 4,953,128;
- U.S. Patent No. 5,140,688;

-11-

- Japanese Patent Application 62-51509;
- 8. Japanese Patent Application 62-71428; and
- ICs For Entertainment Electronics Picture-in-Picture System, as described in data sheets of SDA 9087 and SDA 9088 published by Siemens.

Claims 16 and 32 are invalid under 35 U.S. C. § 102 and/or § 103, in view of the following references, either alone or in combination with either one or more of the following listed references and/or the general knowledge of one of skill in the art:

- 1. Japanese Patent Application 54-160587;
- 2. U.S. Patent No. 4,445,204;
- Japanese Patent Application 55-89232;
- Japanese Patent Application 58-186919;
- 5. U.S. Patent No. 4,858,113;
- U.S. Patent No. 4,953,128;
- U.S. Patent No. 5,140,688;
- Japanese Patent Application 62-71428;
- 9. Japanese l'atent Application 62-185253; and
- ICs For Entertainment Electronics Picture-in-Picture System, as described in data sheets of SDA 9087 and SDA 9088 published by Siemens.

Claims 17 and 33 are invalid under 35 U.S. C. § 102 and/or § 103, in view of the following references, either alone or in combination with either one or more of the following listed references and/or the general knowledge of one of skill in the art:

- Japanese Fatent Application 54-160587;
- 2. Japanese Patent Application 55-89232;
- Japanese Patent Application 58-186919;

- U.S. Patent No. 4,858,113;
- U.S. Paterit No. 4,953,128;
- 6. U.S. Patent No. 5,140,688;
- 7. Japanese Fatent Application 62-71428; and
- ICs For Entertainment Electronics Picture-in-Picture System, as described in data abects of 5DA 9087 and SDA 9088 published by Siemens.

The asserted claims of the '263 patent are also invalid under 35 U.S.C. § 112 for omitting elements that one of ordinary skill in the art would understand as being essential to the alleged invention as originally disclosed, and for lack of enablement and/or support in the specification to the extent that those claims are broadly interpreted to cover infineous accused products, including expansive interpretations of terms and/or phrases such as: "read request, " "transaction request," "to output data on the bus, in response to the read request, synchronously with respect to an external clock," "the value is representative of a number of clock cycles of the external clock," "a programmable register to store a value which is representative of a number of clock cycles of an external clock," "wherein the output frivers output data on the bus after the number of clock cycles of the external clock transpire," "wherein the value is representative of a fraction or a whole number of clock cycles of the external clock manspire," "wherein the value is representative of a fraction or a whole number of clock cycles of the external clock" and "receiving a time delay value, wherein the delay value is representative of a number of clock cycles of an external clock."

#### B. <u>U.S. Patent No. 5.954.804</u>

The '804 patent is also unenforceable due to inequitable conduct during prosecution of the patent application that matured into the '804 patent and due to inequitable conduct during the prosecution of Application Serial No. 07/510,898 ("the '898 application") and subsequent patent applications related to the '804 patent, including patent applications through which the '804 patent

claims priority to the '898 application, for failure to cite, *Inter alia*, the following references to the PTO:

- 1. U.S. Patent No. 4,998,262; and
  - Documents published during the development of specifications for the Scalable Coherent Interface Project, IEEE P1596, including the publications listed in Section A as 2(a)-(j).

Claim 26 of the '804 patent is invalid under 35 U.S.C. § 102 and/or § 103, in view of the above references and the references listed below, either alone or in combination with each other and/or the general knowledge of one of akill in the art:

- 1. U.S. Patent No. 3,950,735;
- Japanese Patent Application 54-160587;
- U.S. Patent No. 4,445,204;
- Japanese Patent Application 55-89232;
- Japanese Patent Application 58-186919;
- U.S. Patent No. 4,858,113;
- 7. U.S. Patent No. 4,953,128;
- 8. U.S. Patent No. 5,140,688;
- 9. Japanese Patent Application 62-51509;
- 10. Japanese Patent Application 62-71428;
- 11. Japanese Patent Application 62-185253;
- ICs For Entertainment Electronics Picture-in-Picture System, as described in data sheets of SDA 9087 and SDA 9088 published by Siemens;
- Giga Bit Logic 12G014 data sheet "256x4 Bit Registered, Self-Timed Static RAM,
   2.5 ns Cycle Time," 1989 GaAs IC Data Book & Designer's Guide.
- 14. U.S. Patent No. 4,338,569; and

#### 15. U.S. Patent No. 5,361,277.

Claim 26 of the '804 patent is also invalid under 35 U.S.C. § 112 for lack of enablement and/or support in the specification to the extent that those claims are broadly interpreted to cover Infineon's accused products, including expansive interpretations of terms and/or phrases such as: "read request," "first and second external clock signals," "interface circuitry, coupled to the external bus to receive a read request" and "outputs data on an external bus synchronously with respect to first and second external clock signals."

#### C. U.S. Patent No. 6.032,214

The '214 patent is also unenforceable due to inequitable conduct during prosecution of the patent application that matured into the '214 patent and due to inequitable conduct during the prosecution of Application Serial No. 07/510,898 ("the '898 application") and subsequent patent applications related to the '214 patent, including patent applications through which the '214 patent claims priority to the '898 application, for failure to cite, *inter alia*, the following references to the PTO:

1. . . U.S. Patent No. 3,771,145; and

 Documents published during the development of specifications for the Scalable Coherent Interface Project, IEEE P1596, including the publications listed in Section A as 2(a)-(j).

The asserted claims of the 214 patent are invalid under 35 U.S.C. § 102 and/or § 103, in view of the above references and the references listed below, either alone or in combination with each other and/or the general knowledge of one of skill in the art:

- Japanese Patent Application 63-239676;
- 2. U.S. Patent No. 4,763,249;
- Unisys JEDEC Presentation December 6, 1988;

and the same and the same of the same

- Kalter et. al., A 50ns 16 Mb DRAM with a 10ns Data Rate, 1990 IEEE International Solid-State Circuits Conference, pp. 232-33, 303, February 16, 1990;
- 5. Kalter et. al., A 50ns 16 Mb DRAM with a 10ns Data Rate and On-Chip ECC, 1990

  EEE Journal of Solid-State Circuits, vol. 25, no. 5, pp. 1118-28, October 1990;
- Japanese Patent Application 63-142445;
- Fast Packet Bus for Microprocessor Systems with Caches, IBM Technical Disclosure Bulletin, vol. 31, no. 8, pp. 279-82, January 1989;
- Watanabe, High-Density SRAMs, 1987 IEEE International Solid-State Circuits Conference, pp. 266-67; February 27, 1987;
- Japanese Patent Application 61-72350;
- 10. U.S. Patent No. 5,134,699;
- 11. U.S. Patent No. 4,315,308
- ICs For Entertainment Electronics Picture-in-Picture System, as described in data sheets of SDA 9087 and SDA 9088 published by Siemens;
- Anceau, A Synchronous Approach for Clocking VLSI Systems, IEEE Journal of Solid-State Circuits, Vol. SC-17, No. 1, February 1982;
- German Laid-Open Patent Application DE 3733554 A1, published April 21, 1988;
- 15. Motorola's-MC88200 chip;
  - Ogiue et al., 13-ns, 500-mW, 64-kbit ECL RAM Using HI-BICMOS Technology, IEEE Journal of Solid-State Circuits, Vol. SC-21, No. 5, October 1986;
  - 17. U.S. Patent No. 4,205,500;
  - 18. U.S. Patent No. 4,803,621;
  - 19. U.S. Patent No. 4,870,622;
  - 20. U.S. Patent No. 4,926,385;
  - 21. U.S. Patent No. 4,927,791;
- 22. U.S. Patent No. 4,480,307;
- 23. U.S Patent No. 5,179,667;

- 24. U.S. Patent No. 4,773,066;
- 25. U.S. Patent No. 4,851,990;
- 26. U.S. Patent No. 4,878,166
- 27. U.S. Patent No. 4,528,661;
- 28. U.S. Patent No. 4,849,965;
- 29. U.S. Patent No. 4,435,762;
- 30. U.S. Patent No. 4,949,301;
- 31. U.S. Parent No. 4,835,674;
- 32. U.S. Patent No. 4,839,801;
- 33. U.S. Patent No. 4,589,108;
- 34. U.S. Patent No. 5,029,124;
- 35. U.S. Patent No. 4,625,307;
- 36. U.S. Patent No. 4,748,617;
- 37. U.S. Patent No. 5,193,193;

U.S. Patent No. 4,482,999;

39. U.S. Patent No. 4,566,099;

38.

- 40. U.S. Petent No. 4,047,246;
- 41. U.S. Patent No. 4,048,673;
- 42. U.S. Patent No. 4,519,034;
- 43. Voelker, IEEE Spectrum, Feb. 1987;
- 44. Dix et al, IBM Journal of Research and Development Vol 26, #4 July 1982;
- 45. Grossman, IBM Systems Journal, Vol. 24, No. S3/4 1985; and
- 46. U.S. Pment No. 3,950,735.

The asserted claims of the '214 patent are also invalid under 35 U.S.C. § 112 for lack of enablement and/or support in the specification to the extent that those claims are broadly interpreted to cover Infineon's accused products, including expansive interpretations of terms and/or phrases such as: "read request," "write request," outputting data "synchronously with respect to a first and second external clock signal wherein a first portion of the first amount of data is output synchronously with respect to the first external clock signal and a second portion of the first amount of data is output synchronously with respect to the second external clock signal," and "storing a code in an access-time register, the code being representative of a number of clock cycles of the first and second external clock signals to transpire before data is output."

#### D. <u>U.S. Patent No. 6,034,918</u>

The '918 patent is also unenforceable due to inequitable conduct during prosecution of the patent application that matured into the '918 patent and due to inequitable conduct during the prosecution of Application Serial No. 07/510,898 ("the '898 application") and subsequent patent applications related to the '918 patent, including patent applications through which the '918 patent claims priority to the '898 application, for failure to cite, *Inter alia*, the following references to the PTO:

- 1. U.S. Patent No. 3,771,145; and
- Documents published during the development of specifications for the Scalable Coherent Interface Project, IEEE P1596, including the publications listed in Section A as 2(a)-(j).

The asserted claims of the '918 patent are invalid under 35 U.S.C. § 102 and/or § 103, in view of the above references and the references listed below, either alone or in combination with each other and/or the general knowledge of one of skill in the art:

Japanese Patent Application 63-239676;

- U.S. Patent No. 4,763,249;
- Unisys JEDEC Presentation December 6, 1988;
- Kalter et. al., A 50ns 16 Mb DRAM with a 10ns Data Rate, 1990 IEEE International Solid-State Circuits Conference, pp. 232-33, 303, February 16, 1990;
- Kalter et. al., A 50ns 16 Mb DRAM with a 10ns Data Rate and On-Chip ECC, 1990 IEEE Journal of Solid-State Circuits, vol. 25, no. 5, pp. 1118-28, October 1990;
- 6. Japanese: Patent Application 63-142445;
- Fast Packet Bus for Microprocessor Systems with Caches, IBM Technical Disclosure Bulletin, vol. 31, no. 8, pp. 279-82, January 1989;
- Watanabe, High-Density SRAMs, 1987 IEEE International Solid-State Circuits Conference, pp. 266-67; February 27, 1987;
- 9. Japanese Patent Application 61-72350;
- 10. U.S. Patent No. 5,134,699;
- 11. U.S. Patent No. 4,315,308
- ICs For Entertainment Electronics Picture-in-Picture System, as described in data sheets of SDA 9087 and SDA 9088 published by Siemens;
- 13. Anceau, A Synchronous Approach for Clocking VLSI Systems, TEEE Journal of Solid-State Circuits, Vol. SC-17, No. 1, February 1982;
- German Laid-Open Patent Application DE 3733554 A1, published April 21, 1988;
- 15. Motorole's MC88200 chip;
- Ogiue et al., 13-ns, 500-mW, 64-kbit ECL RAM Using HI-BICMOS Technology, IEEE Journal of Solid-State Circuits, Vol. SC-21, No. 5, October 1986;
- 17. U.S. Patent No. 4,205,500;
- 18. U.S. Patent No. 4,803,621;
- 19. U.S. Patent No. 4,870,622;
- 20. U.S. Patent No. 4,926,385;
- 21. U.S. Patent No. 4,927,791;

- 22. U.S. Patent No. 4,480,307;
- 23. U.S. Patent No. 5,179,667;
- 24. U.S. Patent No. 4,773,066;
- 25. U.S. Patent No. 4,851,990;
- 26. U.S. Patent No. 4,878,166
- 27. U.S. Patent No. 4,528,661;
- 28. U.S. Patent No. 4,849,965;
- 29. U.S. Patent No. 4,435,762;
- 30. U.S. Patent No. 4,949,301;
- 31. U.S. Patent No. 4,835,674;
- 32. U.S. Patent No. 4,839,801;
- 33. U.S. Patent No. 4,589,108;
- 34. U.S. Patent No. 5,029,124;
- 35. U.S. Patent No. 4,625,307;

#### = 36. = U.S.Pateni No. 4;748,617;

- 37. U.S. Patent No. 5,193,193;
- 38. U.S. Patent No. 4,482,999;
- 39. U.S. Patent No. 4,566,099;
- 40. U.S. Patent No. 4,047,246;
- 41. U.S. Patent No. 4,048,673;
- 42. U.S. Patent No. 4,519,034;
- 43. Voelker, IEEE Spectrum, Feb. 1987;
- 44. Dix et al, IBM Journal of Research and Development Voi 26, #4 July 1982;

- 45. Grossman, IBM Systems Journal, Vol. 24, No. S3/4 1985; and
- 46. U.S. Patent No. 3,950,735.

The asserted claims of the 918 patent are also invalid under 35 U.S.C. § 112 for inck of enablement and/or support in the specification to the extent that those claims are broadly interpreted to cover Infineon's accused products, including expansive interpretations of terms and/or phrases such as: "read request," "write request," "providing first block size information to the memory device, wherein the first block size information defines a first amount of data," "issuing a first read request," "outputs the first amount of data corresponding the first block size information synchronously with respect to an external clock signal," "issuing a second fead request," "providing a code which is representative of a delay time to transpire before data is output onto the bus after receipt of a read request," "receiving the external clock signal wherein the first amount of data corresponding to the first block size information is output in accordance with the delay time," "wherein the first amount of data corresponding to the first block size information is output synchronously during a plurality of clock cycles," "receiving first block size information from a bus controller, wherein the first block size information defines a first amount of data to be output," "in response to a read request," "outputting the first amount of data corresponding to the first block size information, in response to the first read request, onto the bus synchronously with respect to the external clock signal," "receiving a second read request," "outputting the first amount of data corresponding to the first block size information, in response to the second read request, onto the bus synchronously with respect to the external clock signal," "receiving a first write request," and "inputting the amount of data corresponding to the second block size information, in response to the second write request, from the bus synchronously with respect to the external clock signal."

TO 39070357000001#1 P.27/S1

Dated: December 4, 2000

Brian C. Riopelle, VSB #36454
Robert M. Tyler, VSB #37261
McGUIRE WOODS LLP
One James Center
901 East Cary Street
Richmond, Virginia 23219-4030
(804) 775-1000

C. Torrence Armstrong, VSB #13739 Warren B. Zirkle, VSB #15321 McGUIRE WOODS LLP 1750 Tysons Boulevard, Suite 1800 McLean, Virginia 22102-3892 (703) 712-5000

#### OF COUNSEL:

-

John M. Desmarais
Gregory S. Arovas
Clifford E. Wilkins, Jr.
Thomas D. Pease
Maxine Y. Graham
Todd M. Friedman
KIRKLAND & ELLIS
Citigroup Center
153 East 53rd Street
New York, New York 10022
(212) 446-4800

ATTORNEYS FOR DEFENDANTS
INFINEON TECHNOLOGIES AG,
INFINEON TECHNOLOGIES NORTH AMERICA CORP., and
INFINEON TECHNOLOGIES HOLDING NORTH AMERICA INC.

#### CERTIFICATE OF SERVICE

I certify that on this 4th day of December, 2000, a copy of the foregoing DEFENDANT INFINEON TECHNOLOGIES AG'S FIRST SUPPLEMENTAL RESPONSES TO PLAINTIFFS INTERROGATORIES NOS. 3, 5 and 6 was sent to Counsel for Rambus Inc. as listed below:

#### BY HAND:

Michael W. Smith, Eaq., VSB #01125 R. Brexton Hill, IV, Eaq., VSB #41539 CHRISTIAN & BARTON, LL.P. 909 East Main Street, Suite 1200 Richmond, Virginia 23219 (804) 697-4112

#### BY OVERNIGHT DELIVERY:

David E. Monahan, Esq.
Alexander H. Rogera, Esq.
Sean C. Cunningham, Esq.
Edward H. Sikorski, Esq.
GRAY CARY WARE & PREIDENRICH LLP
401 B Street, Suite 1700
San Diego, California 92101-4297
(619) 236-1048

•



# HE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD, ET AL.

09/492,982 Serial No.:

Filed:

**JANUARY 27, 2000** 

Title:

METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

#### Certificate of Mailing Under 37 CFR 1.8

I hereby certify that the attached 1) Information Disclosure Statement (1 page and 1 copy thereof + 2 page PTO-1449 attached + references cited therein) is/are being deposited with the United States Postal Service with sufficient postage as first class U.S. mail in an envelope addressed to:

> Assistant Commissioner for Patents Washington, D.C. 202317

On February 8, 2001.

Michiko Sites

(Print Name of Person Signing Certificate)

HAY -2 200!

## 10 2800 MAIL ROOM

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. PO43D2C3C)

And Application of:

FARMWALD et al.

Series No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

Group

Art Unit: 2818

Before

Examiner: T. Nguyen

I berety certify the this correspondence is being deposited with the third Saxes Procal I Service as first class mail with self-ficers post age in an envelope addressed in the Commissions of Patents and Typichus the Westington, D.C. 2001.00. https://doi.org/10.1001/10.1

S fakure Da

#### INFORMATION DISCLOSURE STATEMENT

Dear Sir:

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, Applicants' submit concurrently herewith an Information Disclosure Statement (IDS) including modified Form PTO-1449.

Some of the documents listed in the PTO-1449 have been cited by a defendant in an action pending in U.S. District Court For Eastern District of Virginia case, namely in Rambus Inc. v. Infineon Technologies A.G., et al., as prior art against the inventions claimed in, among other patents, U.S. 6,034,918. The '918 patent is a parent of the instant application. Reference to these documents are listed on page 2 of the Defendents' AMENDED PRIOR ART NOTICE PURSUANT TO 35 U.S.C. \$282 (hereinafter "PRIOR ART NOTICE"). A copy of the PRIOR ART NOTICE is enclosed herewith.

Furthermore, the construction or interpretation of a number of terms have recently been considered in a Markman opinion issued in the above-mentioned litigation. A number of claims pending in the instant application incorporate or incorporated some of these terms including, for example, the terms "block size", "write request", and "bus". The term "write request" has been deleted from the pending claims (as

---

M1.05.11 ---

amended): The term "bus" has been deleted from some of the pending claims (as amended). A discussion of "block size" may be found on pages 41-47 of the Markman opinion, and a discussion of "bus" may be found on pages 17-41 of the Markman opinion.

By submission of this Markman opinion, Applicants make no statement as to the correctness of the constructions set forth therein. Indeed, as is apparent from that opinion, the court substantially adopted the constructions proposed by the defendants, and not that construction proposed by Rambus, the owner of the instant application. A copy of the Markman opinion is also enclosed herewith.

Date: April 26, 2001

Respectfully submitted

Neil A. Steinberg Reg. No. 34,735 650-947-5325

OIA L SCIENT		l of :
PTO-1440 Modified)	ATTY. DOCKET NO. P043D2C3C	SERIAL NUMBER 09/492,982
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	APPLICANT(S) FARMWAI	LD ET AL.
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	FILING DATE JANUARY 27, 2000	GROUP ART UNIT 2818

	U.S. PATENT DOCUMENTS									
	EXAMPLES INITIALS	DOCUMENT	DATE S	NAME	CLASS	SUB CLASS	FILING DATE			
Ĺ	TNI	4,755,937	July 5, 1989	Olier						
	1745	4,875,192	Oct 17, 1989	Matsumoto						

FOREIGN PATENT DOCUMENTS										
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TEARGLATION VEHICL				

	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)
TNI	Pelgrom et al., "A 32-kbit Variable-Length Shift Register for Digital Audio Application", IEEE Journal of Solid-State Circuits, vol. sc-22, no. 3, June 1987, pp 415-422
	Grover et al., "Precision Time-Transfer in Transport Networks Using Digital Crossconnect Systems", IEEE Paper 47.2 Globecom, 1988, pp 1544-1548
	Gustavson et al., "The Scalable Interface Project (Superbus)" (DRAFT), SCI-22 Aug 88-doc1 pp 1- 16, August 22, 1988
	Knut Alnes, "SCI: A Proposal for SCI Operation", SCI-10Nov88-doc23, Norsk Data, Oslo, Norway, pp. 1-12, Nov. 10, 1988
^ =   - ·	Kmu; Almes, "SCI: A Proposal for SCI Operation", SCI-6Jan89-doc31, Norsk Data; Osio, Norway; pp. 1-24, Jan 6, 1989
	Bakka et al., 'SCI: Logical Level Proposals", SCI-6Jan89-doc32, Norsk Data, Oslo, Norway, pp. 1-20, Jan 6, 1989
	Knut Alnes, "Scalable Coherent Interface", SCI-Feb89-doc52, (To appear in Eurobus Conference Proceedings May 1989) pp. 1-8
	Boysel et al., "Four-Phase LSI Logic Offers New Approach to Computer Designer", Four-Phase Systems Inc. Cupertino, CA, Computer Design, April 1970, pp. 141-146,
TAIT	Boysel et al., "Random Access MOS Memory Packs More Bits To The Chip", Electronics, Feb. 16, 1970, pp. 109-146,

EXAMINER TO TO SOLVES DATE CONSIDERED 35/17/3;

EXAMINER: Initial citation If reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with no.1 communication to applicant.

	91,78					*		i of
( A. A.	PTO-1449 Codifie		ATTY	DOCKET NO. P043D2C3C	SERIA	NUMBE 09/492,9		
	ARTMENT OF CO		APPLI	CANT(S) FARM	WALD ET AL	<b></b>		
INFO	RMATION DISCL STATEMENT BY APPLICANT		FILIN	G DATE JANUARY 27, 200		P ART UI 2818		
		u.s	. PATEN	DOCUMENTS			,	_
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	L	NAME	CLASS	SUB	FILIN DATI	
	ļ	<b>—</b> —	+-					_
	<u> </u>	FORE	IGN PAT	ENT DOCUMENTS				
EXAMINER INITIAL	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUB CLASS	TEMELATI	
<del></del>		<del> </del>	+					_
TNT	Hansen et al., "A l	USC MICROP	ROCESS	other, Title, Date, Pertine	AL MMU ANI	D CACHE		_
1	Moussouris en al.,	"A CMOS PRO	CESSO	Sumnyvale, CA, IEEE R WITH INTEGRAT IEEE 1986 pp 126-1:	ED SYSTEM	148 S FUNCT	ions".	_
	"LR2000 High Pa	rformance RISC	Microp	rocessor Preliminary*	LSI Logic Co	гр. 1988,	pp. 1-15	_
				minery LSI Logic Co				:::
	9-14		-	d Device Technology				
Riordan T. "MIPS R2000 Processor Interface 78-00005(C)", MIPS Computer Systems, Sunnyvale, CA, June 30, 1987, pp 1-83								
TAT	Moussouris, J. "The performance comp	e Advanced Sy uting", Comput	er Letter	utlook-Life Beyond R July 31, 1989 (an ed Systems Outlook, in	ited excerpt fr	om an add	ress at th	 e
EXAMINER	TIM. I	しんつりたへ		DATE CONSIDERED	05/17/	ان		

#### IN THE UNITED STATES DISTRICT COURT FOR THE EASTERN DISTRICT OF VIRGINIA (Richmond Division)

RAMBUS INC.,

Plaintiff-Counterclaim Defendant,

INFINEON TECHNOLOGIES AG et al.,

Defendants-Counterclaim Plaintiffs.

Civil Action No. 3:00CV524

### AMENDED PRIOR ART NOTICE PURSUANT TO 35 U.S.C. § 282

Defendants Infineon Technologies AG, Infineon Technologies North America Corp. and Infineon Technologies Holding North America Inc. (collectively, "Infineon"), by their attorneys and pursuant to 35 U.S.C. § 282, submit this amended prior art notice.

## PATENTS

Inventor	Patent Number	Date
Nishigachi	U.\$. 4,445,204	April 24, 1984
Saccardi	U.S. 4,858,113	August 15, 1989
Kewai	U.S. 4,953,128	August 28, 1990
White	U.S. 5,140,688	August 18, 1992
Wiggers	U.S. 4,998,262	March 5, 1991
Grover	U.S. 5,361,277	November 1, 1994
Patel	IJ.S. 3,950,735	April 13, 1976
Wiener	U.S. 3,771,145	November 6, 1973
Redwine	U.S. 4,330,852	May 18, 1982

	Inventor	Patent Number	Date
	Bomba	U.S. 4,763,249	August 9, 1988
	Glier	U.S. 4,755,937	July 5, 1988
	Jackson	U.S. 4,315,308	February 9, 1982
	Maisumoto	U.S. 4,875,192	October 17, 1989
	James	U.S. 4,703,418	October 27, 1987
	Honguchi	U.S. 4,726,021	February 16, 1988
	Kimoto	U.S. 4,870,562	September 26, 191
	Kawamasa	Japanese Patent Application 54-160587 / Sho 56-82961	July 7, 1981
	Hasegawa	Japanese Patent Application 58-186919 / Sho 60-80193	May 8, 1985
	Kumagai	Japanese Patent Application 62-185253 / Sho 64-29951	January 31, 1989
	Taguri	Japanese Patent Application 55-89232 / Sho 57-14922	January 26, 1982
.•	Yamaguchi	Japanese Patent Application 62-71428 / Sho 63-239676	. October 5;31988%
	Miyazaki	Japanese Patent Application Sho 60-55459	March 30, 1985
	Hashimoto et al.	Japanese Patent Application S 61-72350	April 14, 1986
٠,	Petrich	U.S. 4,338,569	July 4, 1989
	Chappell et al	U.S. 4,845,677	July 6, 1982

## **PUBLICATIONS**

Author(s)	Description	Date
Johnson et al.	A Variable Delay Line PLL for CPU- Coprocessor Synchronization. IEEE JSSC, Vol. 23, No. 5	October 1988
Pelgrom et al.	A 32 KBIT Variable Length Shift Register for Digital Audio Application, ESSCIRC, pp. 38-40	June 1986
Grover et al.	Precision Time-Transfer in Transport Networks Using Digital Crossconnect Systems, GLOBECOM (publication)	1988
Grover et al.	Precision Time-Transfer in Transport Networks Using Digital Crossconnect Systems, GLOBECOM (presentation)	1988
Pinkham et al.	A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications	December 1984
IBM	Fast Packet Bus for Microprocessor Systems with Caches, IBM TBD pp. 279-282	January 1989
Watennbe	Session XIX: High Density SRAMs, IEEE ISSCC, pp. 266-267	1987
Gustavson et al.	The Scalable Coherent Interface Project (Superbus), Draft	August 22, 1988
James .	P1596: SCI, A Scalable Coherent Interface	November 28, 1988
James .	Scalable I/O Architecture for Buses	November 28, 1988
Gustavson	Scalable Coherent Interface	November 28, 1988
Alnes	SCI: A Proposal For SCI Operation	November 10, 1988
Alnes .	SCL A Proposal For SCI Operation	January 6, 1989
Bakka et al.	SCI: Logical Level Proposals	January 6, 1989
Kristiansen	Scalable Coherent Interface	February 1989

Author(s)

Exerciption

Existians Considered Coherent Interface

Boysel et. al

Boysel et. al

Computer Designer

Date

September 1989

February 16,1970

April 1970

April 1970

Approach to Computer Designer

### OTHER PRIOR ART

## Description

Wiggers' Notes

Siemens' SDA 9087 and SDA 9088 integrated circuits, described in "ICs For Entertainment Electronics – Picture-in-Picture System" (8/89)

### Date

March 1987 -January 1988

1988-1989

#### KNOWLEDGEABLE PERSONS / PRIOR INVENTORS

Persons identified as inventors or authors in the above prior art

David Gustavson 1946 Fallen Leaf Lane Los Altos, CA 94024

John Moussouris MicroUnity Systems Engineering, Inc. 376 Martin Avenue Santa Clara, CA. 95050

David Sealer Infineon Technologies North America Corp. 1730 North First Street San Jose, CA 95112 Dated: March 9, 2001

INFINEON TECHNOLOGIES AG et al., -

By Counsel

Brian C. Rispelle, VSB #36454 Robert M. Tyler, VSB #37861 MeGUIRE WOODS LLP One James Center 901 East Cary Street Richmond, Virginia 23219-4030 (804) 775-1000

C. Torrence Armstrong, VSB #13739
Warren E. Zirkle, VSB #15321
McGUIRE WOODS LLP
1750 Tysons Boulevard, Suite 1800
McLean, Virginia 22102-3892
(703) 712-5000

OF COUNSEL:

KIRKLAND & ELLIS Citigroup Center 153 East 53rd Street New York, New York 10022 (212) 446-4800

ATTORNEYS FOR DEFENDANTS AND COUNTERCLAIM PLAINTIFFS DIFINEON TECHNOLOGIES AG et al.

# CERTIFICATE OF SERVICE

I certify that on this 9th day of March 2001, a copy of the foregoing AMEINDED PRIOR ART NOTICE PURSUANT TO 35 U.S.C. § 282 was sent to Counsel for Rambus Inc. as listed below:

# BY HAND:

Michael W. Smith, Esq., VSB #01125 R. Braxton Hill, IV, Esq., VSB #41539 CHRISTIAN & BARTON, L.L.P. 909 East Main Street, Suite 1200 Richmond, Virginia 23219 (804) 697-4112

# YIA FEDERAL EXPRESS:

David E. Monahan, Esq.
Alexander H. Rogers, Esq.
Sean C. Cumningham, Esq.
Edward H. Sikorski, Esq.
GRAY CARY WARE & FREIDENRICH LLP
401 B Street, Suite 1700
-San Diego, California 92101-4297
(619) 236-1048

# EN THE UNITED STATES DISTRICT COURT FOR THE EASTERN DISTRICT OF VIRGINIA Richmond Division

CLERK, U.S. DISTRICT COURT

RAMBUS, INC.,

Plaintiff,

Civil Action No. 3:00cv524

INFINEON TECHNOLOGIES AG and INFINEON TECHNOLOGIES NORTH AMERICA CORP.,

Defendants.

#### MEMORANDUM OPINION

This action involves four patents and fifty-seven claims. All four patents in suit descend from a common progenitor, the specification of which controls the patents in suit. The parties are in agreement that construction of the claims here at issue is confined to construction of eight disputed terms ("bus," "block size," "read request," "write request," "transaction request," "first external clock signal," "second external clock signal" and "integrated circuit device") each of which, with but one exception, has the same meaning in each claim in issue in all four patents in suit. Hence, the agreed upon scope of claim construction is to construe the eight terms.

<sup>&</sup>lt;sup>1</sup> The parties agree that all the terms have the same meaning throughout with the exception of "integrated circuit device." The Defendants contend that this term has a different meaning in one patent due to representations made to the Patent and Trademark Office during the prosecution of that patent.

The parties have briefed the issues, have presented evidence at a hearing conducted pursuant to the requirements of <u>Markman v.</u>

<u>Westview Instruments, Inc.</u>, 517 U.S. 370 (1996), and have argued orally. Against this background, the eight disputed terms, and hence the claims, are accorded the constructions set forth below.

### BACKGROUND

In 1990, the co-founders of Rambus, Inc. ("Rambus"), Mark Horowitz and Paul Michael Farmwald, filed a patent application describing numerous inventions designed to increase the operating speed of memory devices in computers. The Patent Office determined that this application, U.S. Patent App. No. 07/510,898 ("the '898 application"), actually contained 11 independent and distinct inventions, required Rambus to select only one of those inventions to pursue in the '898 application, and allowed Rambus to file divisional applications on the remaining inventions described in the '898 application. Rambus did precisely that, electing to pursue one invention within the '898 application and thereafter filing ten more applications in the next six months. Subsequently, continuation and divisional applications were filed on these ten applications; and thus, to date, Rambus has been granted 31 patents based on the 1990 '898 application. Numerous applications are currently pending.

By way of background, the patented inventions have to do with computer memory devices called Dynamic Random Access Memory

("DRAM") and a system and devices for increasing the speed at which data or information is transferred between the DRAM and the Central Processing Unit ("CPU") of a computer. The DRAM is a high-speed, short-term memory device where information being used by the CPU is stored. The patents in suit describe numerous inventions respecting the memory interface and a new type of "bus" which carries information or data. The "Field of Invention" section of the specification, common to all patents in suit, gives the following overview of the inventions:

[a]n integrated circuit bus interface for computer and video systems is described which allows high speed transfer of blocks of data, particularly to and from memory devices, with reduced power consumption and increased system reliability. A new method of physically implementing the bus architecture is also described.

U.S. Patent No. 6,034,918 (issued March 7, 2000) ("the '918 patent"), col. 1, ll. 20-25.

TO THE PARTY OF LAND

On August 8, 2000, Rambus instituted this action for the infringement of four of its patents against Infineon Technologies AG (a German corporation), Infineon Technologies, Inc. (a German corporation) Infineon Technologies North America Corp. (a Delaware corporation) and Infineon Technologies Holding North America, Corp. (a Delaware corporation) (collectively referred to as "Infineon").

<sup>&</sup>lt;sup>2</sup> All the patents in suit, and all the patents springing from the 1990 '898 application, contain the same specification. For ease of citation, <u>all references to the specification</u> will be to the '918 patent.

The first of the patents in suit, U.S. Patent No. 5,953,263 (issued Sept. 14, 1999) ("the '263 patent"), claims a latency invention which involves the use of a programmable register on the DRAM chip to store a value representative of a time delay. The latency invention makes the DRAM response time more predictable because the CPU knows precisely when it will receive data from the DRAM in response to a transaction request, thereby allowing the system to plan for transfers and improving overall traffic flow over the bus. Claims 1-5, 14, 16-19, 21, 23-25, 27-28, 30 and 32-33 of the '263 patent are at issue in this action.

Secondly, in U.S. Patent No. 5,954,804 (issued Sept. 21, 1999) ("the '804 patent"), Rambus claims a delayed lock loop (DLL) on a DRAM chip, which allows precise timing of the output of data. In essence, the DLL allows the DRAM chip to collect the data from the memory cells and then paces the release of that information over the bus. The DLL becomes useful when operating the DRAM at high

 $<sup>^{\</sup>rm J}$  Claim 1 of the '263 patent is representative of this invention:

<sup>1.</sup> A synchronous semiconductor memory device having at least one memory section which includes a plurality of memory cells, the memory device comprises:

a programmable register to store a value which is representative of a delay time after which the memory device responds to a read request.

rates of speed. Claim 26 of the '804 patent is the only claim involving this invention at issue in this action.

The third patent. U.S. Patent No. 5,034,918 (issued Mar. 7, 2000) ("the '918 patent"), covers the variable block size invention, which involves the use of circuitry to allow for the output of variable-sized blocks of data over the bus in response to a transaction request. The additional circuitry allows a user, such as a CPU, to select differing sizes or blocks of data, instead

 $<sup>^{\</sup>prime}$  Claim 26 of the '804 patent describes DLL in combination with the latency invention:

<sup>26.</sup> An integrated circuit device having at least one memory section which includes a plurality of memory cells, wherein the integrated circuit device outputs data on an external bus synchronously with respect to first and second external clock signals, the integrated circuit device comprises:

a first internal register to store a value. Which is representative of a number of clock cycles to transpire before the integrated circuit device responds to a read request;

delay locked loop circuitry to generate an internal clock signal using the first and second external clock signals; and

interface circuitry, coupled to the external bus to receive a read request, the interface circuitry includes a plurality of output drivers, coupled to the external bus, to output data on the external bus in response to the internal clock signal, synchronously with respect to the first and second external clock signals and in accordance with the value stored in the first internal register.

of a single piece of data. Claims 1-2, 6, 8-9, 13, 15-20, 24-25, 29-31, 33 and 34 of the '918 patent are at issue in this action.

Lastly, U.S. Patent No. 6,032,214 (issued Feb. 29, 2000) ("the '214 patent") claims double data rate ("DDR") as the invention. In general, memory devices send and receive information according to a clock contained within the computer system. Clocks are a common, but important, feature of all computer systems. Before the DDR invention, information was transferred only on the "tick" of the clock. The memory device using that type of transfer regulator is called a Synchronous DRAM, or "SDRAM." The DDR invention allows information from the SDRAM to be sent out on both the "tick" and

<sup>5</sup> Claim 18 of the '918 patent describes this invention as:

<sup>18.</sup> A method of operation of a synchronous memory device, wherein the memory device includes a plurality of memory cells, the method of operation of the memory device comprises.

receiving an external clock signal:

receiving first block size information from a bus controller, wherein the first block size information defines a first amount of data to be output by the memory device onto a bus in response to a read request;

receiving a first request from the bus controller; and

outputting the first amount of data corresponding to the first block size information, in response to the first read request, onto the bus synchronously with respect to the external clock signal.

the "tock" (or the rising and falling edges) of the computer's internal clock, thereby doubling the data output of the SDRAM for a given clock rate. Claims 1-2, 4, 6, 9-11, 14-16, 18-19, 21, 24-26 and 29 of the '214 patent are at issue in this action.

Infineon makes, uses, sells or offers to sell, and imports SDRAM devices, DDR SDRAM devices and Synchronous Graphics RAM ("SGRAM") devices, as well as products, such as computers, servers, automated teller machines, telephones and telephone systems and point of sale terminals, all of which contain SDRAM, DDR SDRAM or

outputting the first amount of data corresponding to the first block size information, in response to the first read request, onto the bus synchronously with respect to a first and a second external clock signal wherein a first portion of the first amount of data is output synchronously with respect to the first external clock signal and a second portion of the first amount of data is output synchronously with respect to the second external clock signal.

<sup>&</sup>lt;sup>6</sup> Claim 15 of the '214, which is representative of this invention, covers this invention in combination with the variable block size described in the '918 patent:

A method of operation of a synchronous memory device, wherein the memory device includes a plurality of memory cells, the method comprising:

wherein the first block size information, wherein the first block size information defines a first amount of data to be output onto a bus in response to a read request;

receiving a first read request; and

SGRAM devices. Rambus alleges that all of those devices and the products and modules into which they are incorporated infringe some or all of the patents in suit. Infineon denies that its products infringe any of those patents.

#### DISCUSSION

#### I. The Legal Standard

Patent infringement analysis involves two steps: ascertaining the proper construction of the patent claim and determining whether the accused method or product infringes the properly construed claim. Vitronics Corp. v. Conceptronic, Inc., 90 F.3d 1576, 1582 (Fed. Cir. 1996). A patent contains two distinct elements: "First, it contains a specification describing the invention 'in such full, clear, concise and exact terms as to enable any person skilled in the art . . . to make and use the same.' 35 U.S.C. 5 112 . . . . Second, a patent includes one or more 'claims,' which 'particularly poin[t] out and distinctly clai[m] the subject matter which the applicant regards as his invention." Markman v. Westview Instr., Inc., 517 U.S. 370, 373 (1996).

The construction or interpretation of a claim is a question of law. Markman v. Westview, 52 F.3d 967, 979 (Fed. Cir. 1995) (en banc), aff'd 517 U.S. 370 (1996). "[I]n interpreting an asserted claim, the court should look first to the intrinsic evidence of record, i.e., the patent itself, including the claims, the

specification and, if in evidence, the prosecution history. Such intrinsic evidence is the most significant source of the legally operative meaning of disputed claim language." Vitronics, 90 F.3d at 1582 (internal citations omitted). If the intrinsic evidence is insufficient to resolve ambiguity in the meaning of claims, the court may rely upon extrinsic evidence to understand the technology and to construe the claims. Id. at 1584. "Extrinsic evidence is that evidence which is external to the patent and file history, such as expert testimony, inventor testimony, dictionaries, and technical treatises and articles." Id. Extrinsic evidence, however, may not be used to contradict the claim language or the meanings established in the specification. Id. "Any other rule would be unfair to competitors who must be able to rely on the patent documents themselves, without consideration of expert opinion that then does not even exist, in ascertaining the scope of a patentee's right to exclude." Id. (quoting Southwall Tech Inc. v. Cardinal IG Co., 54 F.3d 1570, 1578 (Fed. Cir. 1995), cert. denied, 516 U.S. 987 (1995)).

In the examination of the intrinsic evidence, "there is a hierarchy of analytical tools. The actual words of the claim are the controlling focus." <u>Digital Biometrics. Inc. v. Identix. Inc.</u>, 149 F.3d 1335, 1344 (Fed. Cir. 1998). Thus, a court should first "look to the words of the claims themselves, both asserted and nonasserted, to define the scope of the patented invention."

Vitronics, 90 F.3d at 1582. See Pitney Bowes, Inc. v. Hewlett-Packard Co., 182 F.3d 1298, 1305 (Fed. Cir. 1999) ("The starting point for any claim construction must be the claims themselves.");

K-2 Corp. v. Salomon S. A., 191 F.3d 1356, 1362 (Fed. Cir. 1999)

("We begin, of course, with the language of the claims").

"The general rule is that terms in the claim are to be given their ordinary and accustomed meaning." Id. See also Vitronics, 90 F.3d at 1582. "It is the person of ordinary skill in the field of the invention through whose eyes the claims are construed. Such person is deemed to read the words used in the patent documents with an understanding of their meaning in the field, and to have knowledge of any special meaning and usage in the field." Multiform Desiccants, Inc. v. Medzam, Ltd., 133 F.3d 1473, 1477 (Fed. Cir. 1998). Notwithstanding that terms in the claim and specification are presumed to carry the ordinary meaning that they would have to one of ordinary skill in the field, "a patentee may choose to be his own lexicographer and use terms in a manner other than their ordinary meaning, as long as the special definition of the term is clearly stated in the patent specification or file history." Vitronics, 90 F.3d at 1582. See also Hoescht Celanese Corp. v. BP Chems. Ltd., 78 F.3d 1575, 1578 (Fed. Cir. 1996), cert. denied 519 U.S. 911 (1996) ("A technical term used in a patent document is interpreted as having the meaning that it would be given by persons experienced in the field of the invention, unless

it is apparent from the patent and the prosecution history that the inventor used the term with a different meaning").

That is, the ordinary and accustomed meaning of a disputed claim term is presumed to be the correct one, subject to the following. First, a different meaning clearly and deliberately set forth in the intrinsic materials — the written description or the prosecution history—will control. Second, if the ordinary and accustomed meaning of a disputed term would deprive the claim of clarity, then further reference must be made to the intrinsic—or in some cases, extrinsic—evidence to ascertain the proper meaning. In either case, a party wishing to alter the meaning of a clear claim term must overcome the presumption that the ordinary and accustomed meaning is the proper one, demonstrating why such an alteration is required.

K-2 Corp., 191 F.3d at 1362-63 (internal citations omitted). See

Hoganas AB v. Dresser Indus., Inc., 9 F.3d 948, 951 (Fed. Cir.

1993) ("Although a patentee can be his own lexicographer, as we have repeatedly said, the words of a claim will be given their, ordinary meaning, unless it appears that the inventor used them differently." (internal quotations omitted)). Cf. Johnson

Worldwide Assoc., Inc. v. Zebco Corp., 175 F.3d 985, 990 (Fed. Cir.

1999) (indicating that the patentee must set "forth an explicit definition for a claim term"). "Thus, second, it is always necessary to review the specification to determine whether the inventor has used any terms in a manner inconsistent with their ordinary meaning." Vitronics, 90 F.3d at 1582 (emphasis added);

CVI/Beta Ventures, Inc. v. Tura LP, 112 F.3d 1146, 1153 (Fed. Cir.

1997), cert. denied 522 U.S. 1109 (1998) (same). See also Toro Co. v. White Consolidated Indus., Inc., 199 F.3d 1295, 1299 (Fed. Cir. 1999) ("words of ordinary usage must nonetheless be construed in the context of the patent documents").

The specification acts as a dictionary when it expressly defines terms used in the claims or when it defines terms by implication. . . . The specification contains a written description of the invention which must be clear and complete enough to enable those of ordinary skill in the art to make and use it. Thus, the specification is always highly relevant to the claim construction analysis. Usually, it is dispositive: it is the single best quide to the meaning of a disputed term.

<u>Vitronics</u>, 90 F.3d at 1582 (emphasis added). The ordinary meaning of claim terms is a "heavy presumption" to be overcome. <u>Johnson</u> <u>Worldwide</u>, 175 F.3d at 989.

As the third category of intrinsic evidence, "the court may also consider the prosecution history of the patent, if in evidence. This history contains the complete record of all the proceedings before the Patent and Trademark Office ["PTO"], including any express representations made by the applicant regarding the scope of the claims." Vitronics, 90 F.3d at 1583 (internal citations omitted). "[A]rguments made during prosecution regarding the meaning of a claim term are relevant to the interpretation of that term in every claim of the patent absent some clear indication to the contrary." Southwall Tech., 54 F.3d at 1579. "The prosecution history limits the interpretation of

claim terms so as to exclude any interpretation that was disclaimed during prosecution." <u>Id.</u> at 1576. "Claims cannot be construed in one way to obtain their allowance and in a different way against accused infringers." <u>Id. See Digital Biometrics</u>, 149 F.3d at 1344 ("The prosecution history is relevant because it may contain contemporaneous exchanges between the patent applicant and the PTO about what the claims mean").

When consideration of these three sources resolves the disputes over the asserted claim terms (as it generally should), reliance on extrinsic evidence to construe the claim is improper. Vitronics, 90 F.3d at 1583. This is because the claims, specification and file history comprise the public record of the patentee's claim, and to allow the public record (upon which competitors are entitled to rely when investigating the scope of the patentee's claimed invention), to be altered or changed by extrinsic evidence is to undermine the notice function of the public record. Id.

The preference for intrinsic evidence, however, does not preclude a court from considering or relying upon extrinsic evidence:

<u>Vitronics</u> does not prohibit courts from examining extrinsic evidence, even when the patent document is itself clear. . . . Moreover, <u>Vitronics</u> does not set forth any rules regarding the admissibility of expert testimony into evidence. . . Rather, <u>Vitronics</u> merely warned courts not to <u>rely</u> on extrinsic evidence in claim construction to

contradict the meaning of claims discernible from thoughtful examination of the claims, the written description, and the prosecution history—the intrinsic evidence.

Pitney Bowes, 182 F.3d at 1308 (emphasis in original). See also Bell & Howell Document Mnomt. Prods. Co. v. Altek Sys., 132 F.3d 701, 706 (Fed. Cir. 1997) ("Use of expert testimony to explain an invention may be useful. But reliance on extrinsic evidence to interpret claims is proper only when the claim language remains genuinely ambiguous after consideration of the intrinsic evidence.

This is especially the case with respect to technical terms, as opposed to non-technical terms in general usage or terms of art in the claim-drafting art. . . Indeed, a patent is both a technical and a legal document. While a judge is well-equipped to interpret the legal aspects of the document, he or she must also interpret the technical aspects of the document, and indeed its overall meaning, from the vantage point of one skilled in the art.

Pitney Bowes, 182 F. 3d at 1-309.

. . .").

Within the category of extrinsic evidence, some types of evidence are preferred over others: "prior art documents and dictionaries, . . . are more objective and reliable guides (than expert testimony). Unlike expert testimony, these sources are accessible to the public in advance of litigation. . . . Indeed, opinion testimony on claim construction should be treated with the utmost caution, for it is no better than opinion testimony on the meaning of statutory terms." Id. at 1585.

These fundamental precepts inform and guide the construction of the claims at issue in this action. As mentioned previously, there are 57 different claims being asserted under the four patents in suit and each of those claims are in dispute and therefore must be construed. However, in their claim construction briefs the parties have circumscribed that rather daunting task by identifying eight terms to be interpreted. At the Markman hearing, the parties agreed that (with a previously noted exception) these eight terms have the same meaning in each of the 57 asserted claims. As a result, the claim construction task in this action reduces to construing the eight disputed terms. That task is undertaken seriatim.

# II. Claim Construction

#### A. "Bus"

The parties dispute the meaning of "bus" as that term is used "bus" throughout the claims of the patents in suit. Rambus argues that "bus" means any "set of signal lines (for example, wires) to which a number of devices are connected, and over which information is transferred between devices." According to Rambus, "the term "bus" is old and very common in the electrical arts" and, in the patents in suit, the term is used in its ordinary and customary sense "as a set of signal lines over which information is transferred." To

<sup>&#</sup>x27; Plaintiff Rambus Inc.'s <u>Mariman</u> Brief Concerning Claim Construction, p. 13.

support the contention that this is the ordinary and customary construction of the term "bus," as used in its patents, Rambus relies not upon intrinsic evidence but upon the extrinsic evidence of the IEEE (Institute of Electrical and Electronics Engineers) standard Dictionary of Electrical and Electronics Terms, Fourth Ed., IEEE Inc., New York (1988), p. 116, to explain how one skilled in the art would understand the term. The IEEE Dictionary defines a bus as "a set of signal lines used by an interface system, to which a number of devices are connected, over which information is transferred between the devices." Id.

Infineon, on the other hand, contends that "bus" actually has a specialized meaning conferred by the specification of the patents in suit, which describes and explains the bus and its use with the other inventions as the Rambus "multiplexed bus." Before the '898 application was filed in 1990, most buses generally had point-to-point interfaces wherein the CPU would communicate with different memory devices by different and separate lines. Furthermore, within each bus in the prior art, the lines would be dedicated to

Of course, a court cannot use an inconsistent dictionary definition to contradict the meaning derived from the intrinsic evidence, but such definition may be of some assistance to the court in interpreting technical terms. See Vanquard Prods. Corp. v. Parker Hannifin Corp., 234 F.3d 1370, 1372 (Fed. Cir. 2001) ("Although a dictionary definition may not enlarge the scope of a term when the specification and the prosecution history show that the inventor, or recognized usage in the field of the invention, have given the term a limited or specialized meaning, a dictionary is often useful to aid the court in detarmining the correct meaning to be ascribed to a term as it was used.")

carrying either data, address, control or device-select information. In the new inventive Rambus bus, a single bus is multiplexedesc that the bus lines carry all the address, control, data and device-select information over a single bus. In Infineon's view, the use of the term "bus" throughout the claims is limited to the new inventive bus described in the specification.

#### 1. The Claim Language

The analysis begins by first considering the claim language. Most of the 57 claims at issue use the term "a bus" or "the bus" or "an external bus." None of the claims, however, expressly define the term "bus," nor do they dispositively support either proposed definition. Rather, the claims generally speak of outputting or inputting data over a bus.

Infineon urges the court to consider the language of claim 26 of the '918 patent as illustrative of its view of the term:

The term "bus" is used in claims 1, 2, 6, 8, 16, 18, 19, 20, 24, 33, and 14 of the '918 patent, claims 1, 2, 4, 10, 15, 16, 18, and 25 of the '214 patent, claims 2, 14, 27, and 30 of the '263 patent and claim 26 of the '804 patent.

26. An integrated circuit device having at least one memory section which includes a plurality of memory cells, wherein the integrated circuit device outputs data on an external bus synchronously with respect to first and second external clock signals, the integrated circuit device comprises:

interface circuitry, coupled to the external bus to receive a read request, the interface circuitry includes a plurality of output drivers, coupled to the external bus, to output data on the external bus in response to the internal clock signal, synchronously with respect to the first and second external clock signals and in accordance with the value stored in the first internal register.

'918 patent, Claim 26 (emphasis added). Infineon posits that this claim calls for data to be output onto the bus, and a read request to be received on the <u>same bus</u>, thus supporting its conclusion that "bus" means a multiplexed bus. 10 While the language of this single claim somewhat supports Infineon's construction, the specification "must\_reviewed to\_determine how\_theringentors\_used the term "bus" and whether they intended the term to have a special meaning. <u>See</u> Watts v. XL Svs.. Inc., 232 F.3d 877, 882 (Fed. Cir. 2000) ("One purpose for examining the specification is to determine if the patentee has limited the scope of the claims"). "[E] ven if [the claims] were clear on their face, (the court) must consult the

<sup>10</sup> The testimony of Infineon's expert, Mr. Joseph McAlexander also supports this conclusion. <u>See</u> Markman Hearing, Tr. pg. 370 1. 13 to pg. 371, 1. 19 (explaining that claim 1 of the '918 patent clearly indicates that a read request and output data are to travel across a single bus).

specification to determine if the patentee redefined any of those terms." Id. at 883.

#### 2. The Specification

A close study of the patent specification reveals that, not only did the inventors act as their own lexicographers in defining the term "bus" to be the new inventive bus, but they also repeatedly explained how their various inventions worked in conjunction with the new bus, which they describe to be a centerpiece of the systems they claim to have invented.

The specification clearly and unambiguously describes the bus of the invention to be the inventive multiplexed bus. In the "Summary of Invention" the specification states:

The present invention includes a memory subsystem comprising at least semiconductor devices, including at least one memory device, connected in parallel to a bus where the bus includes a plurality of bus lines for carrying substantially all address. data and control information needed by said memory devices, where the control information includes device-select information and the bus has substantially fewer bus lines than the number of bits in a single address, and the bus carries device-select information without the need for separate device-select lines connected directly to individual devices.

'918 patent, col. 3, 11. 50-60 (emphasis added). And again, later in the same section, the specification states, "In this system of this invention, DRAMs and other devices receive address and control information over the bus and transmit or receive requested data

over the same bus. Each memory device contains only a single bus interface with no other signal pins." '918 patent, col. 4, lines 9-13 (emphasis added). <u>See also</u> '918 patent col. 3, 1, 61 through col. 4 1, 1, (the DRAM "is modified to use a wholly bus-based interface rather than the prior art combination of point-of-point and bus-based wiring used with conventional versions of these devices. The new bus includes clock signals, power and multiplexed address, data and control signals").

Throughout the "Detailed Description," the specification repeatedly explains the use of the new multiplexed bus:

The present invention is designed to provide a high speed, multiplexed bus for communication between processing devices and memory devices and to provide devices adapted for use in the bus system.

The bus consists of a relatively small number of lines connected in parallel to each device on the bus. The bus carries substantially all address, data and control information needed by devices for communication with other devices on the bus. In many systems using the present invention, the bus carries almost every signal between every device in the entire system. There is no need for separate device-select lines since device-select information for each device on the bus is carried over the bus. There is no need for separate address and data lines because address and data information can be sent over the same lines.

Virtually all the signals needed by the computer system can be sent over the bus.

'918 patent, col. 5, 11. 29-45 (emphasis added). The inescapable lesson that emerges from comparing the claims of the patents with the inventors' fulsome textual description of the invention is that the inventions include a new bus and new devices that work with the inventive bus, all to the inventor's stated purpose, which is "to provide a high speed multiplexed bus for communication between processing devices and memory devices and to provide devices adapted for use in the bus system." '918 Patent, col. 5, 11. 29-33 (emphasis added).

Additionally, not only does the specification define "bus" to

be a multiplexed bus, but it also sets a background for explaining

how the inventive multiplexed bus works with various other features

of Rambus' inventions. Thus, the explanation of the inventions

also supports the conclusion that the term "bus" means the

multiplexed bus. For example, every embodiment described in the

specification involves the use of a multiplexed bus all. Not once do a multiplexed bus a support of the specification involves the use of a multiplexed bus all.

Statement Timered Williams

<sup>11</sup> See e.g. '918 patent, col. 4, ll. 1-4 ("In a preferred implementation, 8 bus data lines and an AddressValid bus line carry address, data and control information for memory addresses up to 40 bits wide.") (emphasis added); '918 patent, col. 5, ll. 59-64 ("In the preferred implementation, memory devices are provided that have no connections other than the bus connections described herein and CPUs are provided that use the bus of this invention as the principal, if not exclusive, connection to memory and to other devices on the bus.") (emphasis added); '918 patent, col. 8 ll. 17-25 ("The preferred bus architecture of this invention comprises ll signals: BusData[0:7]; Addrvalid; Clkl and Clk2; plus an input reference level and power and ground lines connected in parallel to each device . . . The bus lines for BusData[0:7) signals form a byte-wide, multiplexed data/address/control bus").

the patents indicate that any of the inventions can, or should be, used with the prior art dedicated bus architecture.

This understanding is confirmed by the testimony of Mr. Joseph McAlexander, Infineon's expert, who explains that the patents "describe several bus architectures. But in every instance when they describe the bus of the invention it is always a multiplexed address, data and control bus." Markman Hearing, Tr. p. 360, 1. 25 to p. 361, 1. 4. Rambus' expert did not refute this conclusion.

In <u>Toro Co. v. White Consolidated Indus., Inc.</u>, 199 F.3d 1295 (Fed. Cir. 1999), the Federal Circuit found it significant that the disputed patent contained only one embodiment of the invention. On the issue of whether a "ring" described in the patent must be attached to the "cover," the court noted that:

The specification and drawings show the restriction ring as 'part of' and permanently attached to the cover. No other structure is illustrated or described.

. . . This is not simply the preferred embodiment; it is the only embodiment. . . .

京日 南北田寺に

. . . Nowhere in the specification, including its twenty-one drawings, is the cover shown without the restriction ring attached to it.

Id. at 1301. See also O.I. Corp. v. Tekmar Co. Inc., 115 F.3d 1576, 1581 (Fed. Cir. 1997) (rejecting patentee's argument that the invention could have smooth or cylindrical walls when "[a]11 of the 'passage' structures contemplated by the written description are thus either non-smooth or conical."); General Amer. Transp. Corp.

v. Crvo-Tran. Inc., 93 F.3d 766, 770 (Fed. Cir. 1996), <u>cert. denied</u>
520 U.S. 1155 (1997) (the disputed claim construction was "not just the preferred embodiment of the invention; it is the <u>only</u> one described. Nothing in the claim language, specification, or drawings suggests that any of the [limitations] may be eliminated . . . ") (emphasis in original). Likewise, it is significant here that Rambus does not list a single example of how any of the new inventions would work with any type of bus other than a multiplexed bus. 12

The Federal Circuit's holding in <u>Wang Labs.</u>, <u>Inc. v. America</u>

Online, <u>Inc.</u>, 197 F.3d 1377 (Fed. Cir. 1999) is instructive as well. In <u>Wang</u>, the court considered whether the ordinary and

The failure of the specification to describe any other kind of bus in connection with the invention distinguishes the principal decision upon which Rambus relies, Johnson Worldwide Assoc., Inc. v. Zebco Corp., 173 F.3d 985 (Fed. Cir. 1999). In Johnson Worldwide, the Federal Circuit placed great emphasis upon the fact that the disputed claims did not require the narrower construction.

175 F.3d at 991. The Johnson Worldwide opinion distinguished Laitram Corp. v. Morehouse Indus., Inc., 143 F.3d 1456 (Fed. Cir. 1998) (which adopted the narrower claim construction) because the written description in Laitram made clear that the asserted claims will bear only one interpretation. In Johnson Worldwide, there was no such unambiguous language in the claim; "nothing suggests that 'heading' is required to be the heading of a trolling motor." Johnson Worldwide, 175 F.3d at 991.

The facts of Johnson Worldwide are distinguishable from the

The facts of <u>Johnson Worldwide</u> are distinguishable from the Rambus patents here. The <u>Johnson Worldwide</u> court noted that the "many uses of the term throughout the . . . patent are consistent with a broader definition" and that the "[v]aried use of the term in the written description demonstrates the breadth of the term rather than providing a limited definition." <u>Id.</u> at 991. Thus, the dual usage of the term did not create "a special and particular definition" <u>Id.</u> Here, there are not varied uses of the term "bus," only a single multiplexed bus.

accustomed meaning of the term "frame" could be overridden by the inventor's explanation in the specification:

The parties agreed before the district court that the term "frame" can in general usage be applied to bit-mapped display systems as well as to character-based systems... The disagreement was as to whether the term "frame" in the '669 claims embraced this general usage, or whether the term would be understood by persons of skill in this field as limited to the character-based systems described in the '669 patent.

wang, 197 F.3d at 1381. As is true here, the only system described and enabled in the specification and drawings in <u>Wang</u> used the narrower, specific arrangement of the character-based system. <u>Id.</u> at 1382. The <u>only</u> time that the patent mentioned non-character-based systems was in the "Background of Invention" section. <u>Id.</u> The Federal Circuit agreed with the district court's conclusion that those references were merely acknowledgments of the state of the prior art, not an enlargement of the patent's invention; and that a person skilled in the field of art would not have understood that those references were included in the applicant's invention. <u>Id.</u> Similarly, Rambus is limited to the description set forth in the specification, which is only a description of the multiplexed bus.

In an effort to distance the claims from the specification, Rambus argues that one skilled in the art would recognize that any kind of bus could be used with the many inventions of the specification, not just the new multiplexed bus. The Federal

Circuit has rejected this exact argument, which attempts to escape the language of the specification. See Watts, 232 F.3d at 883 (inventor's arguments that "one of ordinary skill would be aware of a myriad ways to effect a sealing connection . . . may be true, [but] it does not overcome the fact that the specification specifies that the invention uses misaligned taper angles"). The fact that the inventions might conceivably be used with any kind of bus does not overcome the oft-repeated assertions in the specification which describe, and even tout, the new Rambus inventive bus while demonstrating that the inventions are to be used with the multiplexed bus.

Rambus next argues that Infinech is trying to improperly limit the scope of the claim to the limitations described in the preferred embodiment. See Karlin Tech., Inc. v. Surgical Dynamics, Inc., 177 F.3d 968, 973 (Fed. Cir. 1999) ("The general rule, of course, Fist that the claims of a patent are not limited to the preferred embodiment, unless by their own language."); CVI/Beta Ventures, 112 F.3d at 1158 ("as a general matter, the claims of a patent are not limited by preferred embodiments"). The specification, however, clearly distinguishes between the "invention" of the multiplexed bus and "the preferred embodiment" of the bus. The patent often describes the broader invention of a bus multiplexed for address, data and control information. This description is then followed by a narrower description of the

'preferred embodiment' that is an implementation of the multiplexed bus.

For example, the patent states:

The <u>new bus</u> includes clock signals, power and multiplexed address, data and control signals. In a <u>preferred implementation</u>, 8 bus data lines and an AddressValid bus line carry address, data and control information for memory addresses up to 40 bits wide. Persons skilled in the art will recognize that 16 bus data lines or other numbers of bus data lines can be used to implement the teaching of the invention.

'918 patent, col. 3, 1. 67 through col. 4, 1. 7. (emphasis added). The new multiplexed bus is the broadly defined invention and the preferred embodiment has certain characteristics such as 8 or 16 mutliplexed lines, an AddressValid line, and addresses of up to 40 bits. Numerous references in the specification highlight these differences.<sup>13</sup> Usually, the preferred embodiments described in the

THE RESPONDED TO THE PARTY PROPERTY.

and the second second section of the second 13 See e.g. 918 patent, col. 5, 11. 37-50 ("The bus carries substantially all address, data, and control information needed by devices for communication with other devices on the bus. . . . Using the organization described herein, very large addresses (40 bits in the preferred implementation) and large data blocks (1024 bytes) can be sent over a small number of bus lines 8 plus one control line in the preferred implementation)."); '918 patent col. 14, 11. 49-67 ("In the <u>bus-based system</u> of this invention" a master can use the device ID to access a specific device "including the address and control registers. <u>In the preferred embodiment</u>, one master is assigned to carry out the entire system configuration process." (emphasis added); '918 patent, col. 16., ll. 12-21 ("The bus architecture of this invention can include more than one master The reset or initialization sequence should also include a determination of whether there are multiple masters on the bus, and if so to assign unique master ID numbers to each. Persons skilled in the art will recognize that there are many ways of doing this. For instance, the master could poll each device to determine

specification give a technical example of how the overall invention works, thus helping to explain the claim language. "Although claims are not necessarily restricted in scope to what is shown in a preferred embodiment, neither are the specifics of the preferred embodiment irrelevant to the correct meaning of claim limitations." Phonometrics, Inc. v. Northern Telecom, Inc., 133 F.3d 1459, 1466 (Fed. Cir. 1998). Where, as here, the several embodiments described in the specification each involves only a multiplexed bus, that weighs heavily in construing the term bus to mean a multiplexed bus. See Wang, 197 F.3d at 1383.

Finally, it is significant that the specification only mentions the generic (or "dedicated") bus architecture in the "Comparison of Prior Art" section. In these references to "bus," however, the inventors are distinguishing their new inventive bus from the prior art. The inventors explain that "[n]one of the "buses described in patents or other literature use only bused connections. All contain some point-to-point connections on the backplane." '918 Patent, col. 2, 1. 67 to col. 3, 1. 3. Thus, it

الأعسمان والمؤثوث مردوسان

what kind of device it is . . . . ") (emphasis added).

<sup>14</sup> For example, the specification explains that the bus of an earlier patent (U.S. Patent No. 3,821,715) "multiplexes addresses and data over a 4-bit wide bus and uses point-to-point control signals to select particular RAMs or ROMs." 918 patent, col. 2 11. 13-15. The specification also explains that in the DRAM of a previous patent (U.S. Patent 4,449,207) "[t]he external interface to this DRAM is convention, with separate control, address and data connections." '919 patent, col. 2, 11. 32-33.

does not help Rambus to point out, as it does, that this text of the comparison uses the same term ("bus") to describe a completely different architecture from the "new" bus which, according to Rambus, means that the term "bus" must necessarily encompass any set of information transfer lines, including those cited as prior art. The "Comparison With Prior Art" section states only what the invention does not cover; and, in so doing, the specification expressly distinguishes the prior art buses from the disclosed bus of the invention. Of course, it is settled that "{c}laims are not correctly construed to cover what was expressly disclaimed." Culter Corp. v. A.E. Staley Mfg. Co., 224 F.3d 1328, 1331 (Fed. Cir. 2000) (description in specification that distinguished other types of catalysts "effected a disclaimer of the other prior art See also Wang, 197 F.3d at 1382 (references to "bitmapped" protocols in "Background of Invention" were acknowledgments of the state of the art and not an enlargement of the invention described in the patent). The argument which Rambus makes based on the term "bus" as used in the discussion of prior art runs afoul of this basic precept of claim construction.

In a further effort to use the discussions of prior art to support its proposed definition of "bus," Rambus relies on Clearstream Wastewater Svs. v. Hydro-Action, Inc., 206 F.3d 1440 (Fed. Cir. 2000), to argue that its inventions involve "combination"

claims," therefore it is entirely permissible to include both the new and the generic buses in its inventions:

In construing the disputed claim limitations, it must be kept in mind that the claims at issue in this case are combination claims. Combination claims can consist of new combinations of old elements or combinations of new and old elements. Because old elements are part of these combination claims, claim limitations may, and often do, read on prior art.

Id. at 1445 (internal citations omitted). Further, Clearstream
explains that:

Clearly, the written description does point out the disadvantages of the [prior art] rigid conduit system and the advantages of the [new] flexible-hose system. However, the written description does not require that only the new flexible-hose system, but not the old, rigid conduit system, could be used in the claimed wastewater treatment plant. It is well established in patent law that a claim may consist of all old elements . . for it may be that the combination of old elements is novel and patentable: Similarly, it is well established that a claim may consist of all old elements and one new element, thereby being patentable.

Id. (emphasis added).

Infineon properly agrees that combination claims can include some, or even all, prior art elements. However, Infineon also is correct in asserting that the proper framework for the current analysis is whether one of ordinary skill in the art would understand the Rambus disclosure to assert the combination theory recently embraced by Rambus. The patent specification here does

not support that theory because, unlike <u>Clearstream</u>, the specification in Rambus' patents do not describe the generic prior art bus in combination with any of the claims. Indeed, the "Comparison With Prior Art" discussion is at considerable pain to dissociate the inventive bus, and its uses, from the prior art, and to establish a similar disconnect of the other inventions from the prior art. '918 Patent, col. 2, 1. 7 to col. 3, 1. 47.

Thus, the specification clearly demonstrates that when the inventors used the term "bus" in the claims, they were referring to the new multiplexed bus described in the specification. Upon reading the patent, one skilled in the art would conclude that the patentee explicitly defined bus: "[t]he present invention includes a memory subsystem comprising at least two semiconductor devices.

. . connected in parallel to a bus where the bus includes a plurality of bus lines for carrying substantially all address, data and control information needed by said memory devices." '918 patent, col. 3, 11. 50-55. Nothing in the specification - no drawing and no embodiment - indicates that the bus in the claims has the dictionary definition that Rambus now asserts.

<sup>15</sup> Other than the "Comparison with Prior Art" section, the patent specification only once indicates that a bus can be anything but the multiplexed bus: "Persons skilled in the art recognize that certain devices, such as CPUs, may be connected to other signals lines and possibly to independent buses, for example a bus to an independent cache memory, in addition to the bus of this invention." '918 patent, col. 5, 11. 54-57. In this reference, the inventors clearly distinguish between the multiplexed bus of the invention and any other kind of bus to be used in the system.

# 3. The File History

The the appropriate the time of the attention is

Despite the obvious descriptions in, and implications of, the patent itself, Rambus argues that the patent history teaches that the term "bus" includes more than just the multiplexed bus. While it is doubtful that a court should look to the patent history to contradict the unambiguous meaning described in the specification, see Multiform Desiccants, 133 F.3d at 1478 ("[w]hen the specification explains and defines a term used in the claims, without ambiguity or incompleteness, there is no need to search further for the meaning of the term"), the patent history here does not in any fashion clarify the scope of the disputed term. Rambus relies upon two statements made, and actions taken, in the prosecution of the patents stemming from the 1990 '898 application.

In June 1997, during the prosecution of the parent application to the '263 patent (which is also the grandparent to the '918 patent), " the Patent Examiner issued a requirement for

 $<sup>^{16}\,</sup>$  This application eventually issued as U.S. Patent No. 5,841,580.

When considering a patent's prosecution history, it is proper to look to statements made in the prosecution of related patents stemming from the same application, as is the case here. See Elkay Mfg. Co. v. Ebco Mfg. Co., 192 F.3d 973, 980 (Fed. Cir. 1999) ("When multiple patents derive from the same initial application, the prosecution history regarding a claim limitation in any patent that has issued applies with equal force to subsequently issued patents that contain the same claim limitation."); Mark I Marketing Corp. v. R.R. Donnelley & Sons Co., 66 F.3d 285, 291 (Fed. Cir. 1995) ("Thus, the relevant prosecution history here includes not only the '659 application but also the parent '815 and grandparent '668 applications."); Jonsson v.

restriction under 35 U.S.C. § 121,<sup>18</sup> finding that this patent claimed two distinct inventions. The examiner divided the claims into two groups, one group describing a plurality of conductors to be used with the multiplexed bus and the second group describing an access-time register within the memory device (the latency invention).<sup>19</sup> Asserting that the groups were not "connected in

Stanley Works, 903 F.2d 812, 818 (Fed. Cir. 1990) (prosecution history of parent application is relevant to understanding scope of claims issuing in a continuation-in-part application).

 $<sup>^{18}</sup>$  A requirement for restriction is issued by the PTO when a patent application contains more than one distinctly claimed invention. 35 U.S.C. § 121.

<sup>19</sup> The June 9, 1997 Office Action explains:

<sup>4.</sup> Restriction to one of the following inventions is required under 35 U.S.C. 121:

Group I. Claims 151-55, drawn to a memory device having a <u>plurality of conductors</u> being <u>multiplexed for sequentially receiving an address</u>, classified in Class 365, subclass 230.02.

Group II. Claims 156-158, drawn to a semiconductor device having at least one access-time register, classified in Class 395, subclass 290.

The inventions are distinct, each from the other because of the following reasons:

<sup>5.</sup> Inventions I and II are disclosed as different combinations which are not connected in design, operation or effect. These combinations are independent if it can be shown that (1) they are not disclosed as capable of use together, (2) they have different modes of operation, (3) they have different functions, or (4) they have different effects. (MPEP 806.04, MPEP 808.01). In the instant case the combinations

design, operation, or effect," the Patent Examiner required the inventors to elect to pursue only one group of claims. Rambus prosecuted the claims in Group II (the latency invention), resulting in the '580 patent.

From this action by the PTO and from the fact that the same Patent Examiner reviewed the '263 and '918 patents in suit, Rambus asks the Court to make the leap in logic that the PTO must have understood that the multiplexed bus was not necessary for every other invention arising from the specification. This kind of speculation into the motivations of the patent examiner is not useful to a reviewing court or a competitor reading the patent history. "It is the <u>applicant's</u> representations during the prosecution that potentially shed light on the construction of the claims." <u>Laitram Corp. v. Morehouse Indus., Inc.</u>, 143 F.3d 1456, 1462-63 (Fed. Cir. 1998) (emphasis in original) (rejecting argument

(emphasis added).

<sup>(</sup>sic) the memory device in Group I does not require the access-time register of Group II, and the semiconductor device in Group II does not require the plurality of conductor being multiplexed to receive an address as claimed in Group I.

<sup>6.</sup> Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, and the search required for invention I is not required for invention II, restriction for examination purposes as indicated is proper.

that meaning could be derived from the representation of the reexamination requester). The snippet of patent history upon which Rambus relies only shows that: (a) a single Patent Examiner at one time indicated that some claims should not be lumped together, and (b) that, rather than making an affirmative response to this restriction, Rambus chose to drop the claims for the multiplexed bus and pursue the latency invention. No more can be inferred from this exchange.

Rambus also relies on a second piece of evidence contained in the file history. Specifically, in November 1995, a different . Patent Examiner rejected claims pending in the grandparent to the '804 patent as being obvious in view of prior art reference, U.S. Patent No. 5,129,069 to Helm, et al. Under Rambus' view of the file history, the Patent Examiner must have equated the generic term "bus" (recited in claims 176-181 of the grandparent application) with the non-multiplexed bus contained in the Helm patent when he initially rejected the claims. Nevertheless, this same Patent Examiner allowed claim 26 of the '804 patent (which contains a reference to an external bus) to issue without requiring that the term "bus" be limited to a multiplexed bus. Again, this kind of guessing as to what a Patent Examiner may have been thinking is not generally helpful to construing the claim terms because it requires both the court and the public to pour over oftentimes complex and voluminous patent histories, speculate as to

the motivation behind an office action, and then follow the patents in an effort to divine whether that same Patent Examiner may have had reason to construe another claim in the same manner. This invitation to haphazard guesswork certainly cannot be considered sufficiently reliable to trump the clear language of the specification. See Vitronics, 90 F.3d at 1582 ("Usually, (the specification) is dispositive; it is the single best guide to the meaning of a disputed term").

Moreover, the standard for construing claims in the patent application process is far different than the standard for construing claims in a litigation context. Patent examiners construe claims under a broader standard than that used by a court in undertaking claim construction. The Federal Circuit has held that "[i]t would be inconsistent with the role assigned to the PTO in issuing a patent to require it to interpret claims in the same manner as judges who, post-issuance, operate under the assumption that the patent is valid." In re Morris, 127 F.3d 1048, 1054 (Fed. Cir. 1997). In the posture of a claim construction during litigation, if the intrinsic evidence is ambiguous, "another claim construction canon comes into play. Because the applicant has the burden to 'particularly point[] out and distinctly claim[] the subject matter which the applicant regards as his invention' 35 U.S.C. § 112, ¶ 2 (1994), if the claim is susceptible to a broader and a narrower meaning, and the narrower one is clearly supported by the intrinsic evidence while the broader one raises questions of enablement under § 112, ¶ 1, we will adopt the narrower of the two." <u>Digital Biometrics</u>, 149 F.3d at 1344. <u>See also Athletic Alternatives</u>, Inc. v. Prince Mfg. Inc., 73 F.3d 1573, 1581 (Fed. Cir. 1996) ("Were we to allow AAI successfully to assert the broader of the two senses of 'between' against Prince, we would undermine the fair notice function of the requirement that the patentee distinctly claim the subject matter disclosed in the patent from which he can exclude others temporarily.") Therefore, even if one were to conclude that the patent history casts doubt on the clear meaning of the specification (which it does not), Rambus should be limited to the embodiment and description of a multiplexed bus set forth in the specification because it is the narrower of the two constructions.

The simple fact here is that reference to the file history does not contradict the clarity given by the specification. What Rambus has done is fixate upon two isolated events in the file history and, without connecting them to the issued patents, urges the Court to ascribe significance to the events by divining what an examiner must have meant by directing a certain action. That kind of sophistry is not among the tools available for claim construction under the carefully defined protocol established for that task by the Federal Circuit.

#### 4. Claim Differentiation

Rambus relies on the doctrine of claim differentiation to support its contention that "bus" means only a "generic" bus. The doctrine presumes "a difference in meaning and scope when different words or phrases are used in separate claims. To the extent that the absence of such difference in meaning and scope would make a claim superfluous, the doctrine of claim differentiation states the presumption that the difference between claims is significant." Toro Co., 199 F.3d at 1302 (Fed. Cir. 1999) (quoting Tandon Corp. v. United States Int'l Trade Comm'n, 831 F.2d 1017, 1023 (Fed. Cir. 1987)). Rambus highlights the claims contained in Rambus U.S. Patent No. 5,983,320 (the '320 patent), to in which the independent claims of the '320 patent cover the concept of the "new" multiplexed bus. Each claim contains qualifying language to limit the bus to one that carries multiplexed address, data and control information over the same bus. ".For example, claim 7 of that; patent . claims a method for programming memory having a bus, where the bus "compris(es) a group of general purpose signal lines carrying substantially all of the time-division multiplexed address, data and control information for a memory transaction, wherein the

The '320 patent is a "sister" or "brother" patent to the '804 patent. Rambus bases the notion of cross-patent claim differentiation on footnote 2 of <a href="Laitram Corp.v.">Laitram Corp.v.</a> Morehouse Indus... Inc., 143 F.3d 1456, 1460 n.2 (1998). Because the argument of claim differentiation fails for other reasons, it is assumed, without deciding, that this is a proper use of related patents and their prosecutions.

This argument is unavailing because it too contradicts the "The doctrine of claim clear meaning of the specification. differentiation cannot broaden claims beyond the scope that is supported by the specification." ATD Corp. v . Lvdall, Inc., 159 F.3d 534, 541 (Fed. Cir. 1998). See also Multiform Desiccants, 133 "Although the doctrine of claim F.3d at 1480 (same). differentiation may at times be controlling, construction of claims is not based solely upon the language of other claims; the doctrine cannot alter a definition that is otherwise clear from the claim language, description, and prosecution history." O.I. Corp. v. Tekmar Co., Inc., 115 F.3d 1576, 1582 (Fed. Cir. 1997) (concluding "that the description provides a clear meaning for the language of the claim in this case and that it trumps the doctrine of claim differentiation"). See Toro Co., 199 F.3d at 1302 (claim differentiation "does not override clear statements of scope in the

<sup>&</sup>lt;sup>21</sup> According to Rambus, other Rambus patents include similar limiting language: U.S. Patent No. 5,995,443, Claim 33 ("the bus further includes a plurality of conductors terminated by an impedance to a power source") and U.S. Patent No. 6,032,215, Claims 33 and 37 (same) and Claim 38 ("the bus further includes a plurality of conductors wherein each conductor is terminated at an end by a resistor to a power terminal.")

specification and the prosecution history"). "The presumption that separate claims have different scope 'is a guide, not a rigid rule.'" ATD Corp., 159 F.3d at 541 (quoting Autogiro Co. of Am. v. United States, 384 F.2d 391, 404 (1967)). Having determined that the written specification limits the term "bus" to a multiplexed bus, it would be impermissible to allow Rambus to rely upon claim differentiation (citing to other patents) to broaden the meaning of the term."

# 5. The Extrinsic Evidence

a remaining

garan telephon di amit

A review of the intrinsic evidence clearly demonstrates that when the term "bus" is used in the claims, it means the new inventive Rambus multiplexed bus. "Because the intrinsic record is

<sup>22</sup> Along these same lines, Rambus argues that the claims of the original '898 application specifically claim a multiplexed bus, therefore the reasoning behind claim differentiation would apply to give-"busi-a generic meaning within the specification because the original claims are part of the specification. See In re Dossel, 115 F.3d 942, 945 (Fed. Cir. 1997) ("The statute thus makes clear that under current law the specification of a patent consists of, and contains, both a written description of the invention and the claims."); Northern Telecom, Inc. v. Datapoint Corp., 908 F.2d 931, 938 (Fed. Cir. 1990) ("The original claims as filed are part of the patent specification.") However, <u>Dossel</u> explains that "[m]odern usage . . . does not always conform to that statutory structure. For example, when discussing the process of claim construction, it is not uncommon for the process to be described as requiring an examination of the <u>claims</u>, the <u>specification</u>, and <u>the prosecution</u> <u>history</u>, treating them as <u>distinct entities</u>." 115 F.3d at 945. To the extent that the claims of the original application (which never issued), indicates that the inventors distinguished between the new multiplexed bus and a generic bus, this difference does not trump the clear descriptions in and implications of the written description.

clear, {the court} do[es] not give weight to an inconsistent dictionary definition," <u>Digital Biometrics</u>, 149 F.3d at 1346, as offered by Rambus.

A reading of the entire specification, without parsing it into. individual quotes, unmistakably conveys that one of the primary benefits of every invention claimed in the patents in suit, and described in the specification, is to increase the speed of High speed access is the crown operation of the memory device. jewel of the specification and to that end, the multiplexed bus, in combination with the other inventions, increases the transfer speeds and decreases the amount of space occupied by the transfer lines. One skilled in the art reading the specification would certainly conclude that the "bus" meant to be used with the inventions is the new, inventive, high-speed, multiplexed bus. This conclusion is supported by the testimony of Joseph McAlexander, an expert who is experienced in the art and whose explanation for reaching that conclusion is highly credible because it is fully consonant with the specification and the claim language as explicated by the specification.23 Mr. McAlexander's testimony

McAlexander states, "Because the patent very strongly distinguishes numerous times the multiplex bus of the invention from the prior art, and states specifically in numbers of places, that the bus architecture of this new bus design is essential for the type of high speed activity that is required across the bus, and it distinguishes from the prior art because the prior art is stated not to be able to give that high speed type of transaction.")

is consistent with, and complimentary of, the intrinsic evidence. On the other hand, the testimony of Rambus' expert, Dr. William Huber, is at odds with the intrinsic evidence and depends on a dictionary definition (other extrinsic evidence) that is not consistent with the many descriptions given by the inventors in the specification.

#### 6. Construction

For the foregoing reasons, the term "bus" means a multiplexed set of signal lines used to transmit address, data and control information.

#### B. "Block Size Information"

In Rambus' invention, the user can specify the amount of data to be transferred over the bus during a bus transaction. This value is represented by the term "block size." The parties differ as to exactly how this value is to be measured. Rambus argues that "block size" is "the number of sequential data bits to be read from or written to the memory." In essence, Rambus reads block size to be a function of the number of sequential transactions on a bus necessary to respond to the transaction request. Infineon posits that "block size" "specifies the total amount of data that is to be

<sup>&</sup>lt;sup>24</sup> Other portions of Mr. McAlexander's testimony generally support this construction. <u>See</u> Markman Hearing, Tr., pg. 361, 11. 14-24; pg. 364, 1. 22 to pg. 365, 1.22; pg. 367, 1. 17 to pg. 368, 1. 13; pg. 371, 11. 3-19.

transferred on the bus in response to a transaction request." In other words, Infineon measures block size as a function of size or the amount of data to be transferred over the bus.

# 1. The Claim Language

· 「大学のは、「大学」とは、「大学」をは、「大学」をある。

The term "block size" occurs numerous times throughout the claims of the '918 patent and the '214 patent. 25 Most of the claims indicate that block size information defines the amount of data to be output or input by the memory device. 26 Indeed, there is nothing in the text of any claim which employs the term "block size" to indicate that "block size" means anything other than the amount of data to be transferred on the bus in response to some sort of transaction request. Thus, from reading the language of the claims, one skilled in the art would conclude that block size information is an instruction indicating the amount of data to be output (or input) by the memory device.

 $<sup>^{25}</sup>$  See claims 1, 2, 6, 9, 13, 15, 16, 18, 19, 20, 24, 29, 30, 31, 33, and 34 of the '918 patent and claims 1, 4, 6, 9, 10, 15, 16, 18, 21 and 25 of the '214 patent.

<sup>26</sup> See e.g. '918 patent, claim 1 ("first block size information defines a first amount of data to be output by the memory device. . . "); '918 patent, claim 6 ("the memory device outputs the first amount of data corresponding to the first block size information. . . "; '918 patent claim 13 ("the first block size information is a binary representation of the amount of data to be output after receipt of the first read request."); '214 patent, claim 1 ("first block size information defines a first amount of data to be output onto a bus. . . "); '214 patent, claim 6 ("first block size information is a binary code indicative of the first amount of data to be output in response to the read request").

Rambus nonetheless urges that block size means "the number of sequential data bits to be read from or written to the memory" (presumably in response to a transaction request). Rambus does not identify any aspect of the claim language that would support its preferred definition. Additionally, it is worth noting that nothing in the claim language has been cited, or for that matter argued, as supporting the temporal or order requirements which would inhere in a sequential-based definition.

# 2. The Specification

The art of the area and .

In general terms, the specification explains that "[o]ne object of the present invention is to use a new bus interface built into semiconductor devices to support high-speed access to large blocks of data from a single memory device by an external user of the data, such as a microprocessor, in an efficient and cost-effective manner." '918 patent, col. 3, lines 21-25 (emphasis, added). See also '918 patent, col. 4, lines 15-16 ("The bus supports large data block transfers . . .").

In discussing the preferred method of Device Address Mapping and the address registers therein employed, the specification explains that:

The address registers can include a single pointer, usually pointing to a block of known size, a pointer and a fixed or variable block size value or two pointers, one pointing to the beginning and one to the end (or to the "top" and "hottom" of each memory block.

'918 Patent, ccl. 7, 11. 36-41. This text and that which follows it clearly bespeaks volume or amount as the measure of a block, not sequence or time.

The several other references to block size in the specification also teach that the term relates to amount of data not the order and timing of bits of data in a particular sequence. 27

### 3. The Extrinsic Evidence

The construction offered by Rambus purports to be grounded in a table in column 11 of the specification. The table is in a section which refers to the preferred embodiment detailed in Figure 4 of the patent.<sup>20</sup> The specification states:

BlockSize[0:3] specifies the size of the data block transfer. If BlockSize[0] is 0, the remaining bits are the binary representation of the block size (0-7). If BlockSize[0] is 1, then the remaining bits give the block size as a binary power of 2, from 8 to 1024. A zero-length block can be interpreted as a special command, for example, to refresh a DRAM without returning any data, or to change the DRAM from page mode to normal access mode or vice-versa.

<sup>&</sup>lt;sup>27</sup> '918 Patent, col. 11, 11. 1-5, 11. 41-48; col. 16, 11. 26-35, 11. 44-47; col. 17, 11. 1-2; col. 20, 11. 18-22.

 $<sup>^{28}</sup>$  Figure 4 is replicated later in the Memorandum Opinion at II.C.2.

BlockSizz[D:2]	Number of Bytes in Block
0_7	0=7 respectively
6	
9	. 16
10	n
ii	64
12	125
ນ	254
14	512
is	1024

Persons skilled in the art will recognize that other block size encoding schemes or values can be used.

'918 patent, col. 11, 11. 41-63.29

Rambus uses Table 11, as interpreted by its expert, Dr. Huber, as the basis for its construction that block size information is the number of sequential transfers necessary to carry the desired information over the bus line. The table is but one of many encoding schemes and does not purport to define or explain the meaning of block size generally. According to Dr. Huber, the block size indicated in the chart corresponds to the number of sequential transfers necessary to cutput the data onto the preferred embodiment 8-line bus. That is certainly not apparent from the patent document. Furthermore, during the Markman hearing, Dr. Huber connected almost all of his opinions, not to the patent specification, but rather to a prepared animation demonstrating how block size should be measured as sequential transfers of data. The reason for such reliance seems quite clear -- there simply is no

<sup>&</sup>lt;sup>29</sup> During the <u>Markman</u> hearing, the parties agreed that the "6" Contained in the second row of the chart is incorrect due to an apparent copying error. This number should be an "8."

support in the patent document. Also, that view is flatly contradicted by Infineon's expert who explained that block size contains information specifying the total amount of data that is to be transferred. See Markman Hearing, Tr. pg. 442, 11. 11-19. Mr. McAlexander has testified that "{t}he person of ordinary skill in the art would come to [the conclusion] that block size . . . means amount, and in just a plain, simple ordinary meaning of size is a[n] amount, it's not when or how." Markman Hearing, Tr. pg. 439, 11. 11-16 (testimony of Mr. McAlexander).

# 4. Construction

Infineon's construction is grounded in the specification and the claim language because both sources of information rather clearly reflect that block size is an amount of data, not the order in which it is delivered. There is nothing in the specification to support Rambus' somewhat contorted definition of block size. It simply defies reason (and the specification) to conceive of size as a measure of time.

Moreover, the construction urged by Rambus utterly ignores the clear language of the claim that block size is associated with a transaction request. (See, e.g., '918 Patent, Claim 1-7 and all other claims (8 through 38) dependent upon Claim 1-7). Infineon's definition encompasses this connection and, for that additional reason, it is the definition that is necessitated by the claim language and by the specification. Thus, "block size" is construed

to mean "information that specifies the total amount of data that is to be transferred on the bus in response to a transaction request."

# C. "Read Request," "Write Request," and "Transaction Request"

The next three disputed terms are closely related, and, as the parties agree, it is appropriate to accord joint consideration. The purpose of memory devices (i.e., a DRAM) is to store data for later use. To this end, when a controller (or master) accesses the memory device to either store or retrieve data, it must send that device an instruction indicating what type of transaction is to be performed. At the most basic level, a read request is an instruction to the memory device to read data from the memory cells; a write request instructs the memory device to write data to the memory-sells wand a transaction request instructs the memory device to perform some function, which could include reading or writing data. The controversy surrounding these terms involves whether these requests must contain not only the instruction of what action to perform (found in an "AccessType" field), but also must include address information indicating where in the memory cells the data should be read or written. Rambus contends that read, write and transaction requests contain only the instruction of what action to perform. For example, it proposes that read request be defined as "an instruction to read data from specified

memory cell(s) of the memory. This instruction is specified by a binary code<sup>30</sup> provided to the memory device during a single clock cycle and received by the memory device in response to a clock transition."

Infineon, on the other hand, argues that such requests must contain both the instruction of what kind of action to perform and address information indicating where that action is to occur on the memory device. Address information, containing both row and column identifiers, tells the memory device where the desired data is located (or to be located) within the plurality of the memory cells. In Infineon's construction, a "'read request' means 'a series of bits transmitted over the bus that contain multiplexed address and control information needed to request a read of data from a memory device." In addition to objecting to the failure of Rambus' definition to include address information, Infineon disagrees with the limitations inherent in Rambus' definition, specifically the requirements that the request be a "binary code," that it can be no longer than "a single clock cycle" of information, and that it must be "received in response to a clock transition." In its view, these limitations are not required by

Binary code, a term not in dispute here, is "a code that makes use of members of an alphabet containing exactly two characters, usually 0 and 1." IEEE Standard Dictionary of Electrical and Electronics Terms, 4th Ed., IEEE, Inc. NY, 4th Ed. Pq. 95.

the intrinsic evidence, and in some cases are actually inconsistent with the embodiments disclosed in the specification.

#### 1. The Claim Language

Both parties agree that the terms "read request," "write request," and "transaction requests" are not terms of art and were used for the first time in the 1990 '898 application. Therefore, there is no ordinary and accustomed meaning for these terms. Some information, however, can be gleaned from the language of the claims.

Infineon uses the language of claim 1 of the '918 patent, claim 1 of the '214 patent, claim 1 of the '263 patent and claim 26 of the '804 patent to demonstrate that all claims require that a device respond to 'read request':

1. A method of controlling a synchronous manary device; wherein the memory device includes a plurality of memory cells, the method of controlling the memory device comprises:

providing first block size information to the memory device, wherein the first block size information defines a first amount of <u>data to</u>

<sup>31</sup> The term "read request" occurs in claims 1, 6, 8, 13, 18, 19 24, 29, and 34 of the '918 patent; claims 1, 2, 6, 14, 15, 16, 18, and 29 of the '214 patent; claims 1, 2, 14, 24, 15, 27, and 30 of the '263 patent; and claim 26 of the '804 patent.

The term "write request" occurs in claims 2 and 20 of the '918

The term "transaction request" occurs in claims 18 and 25 of the '263 patent.

# be output by the memory device onto a bus in response to a read request . . .

'918 patent, claim 1 (emphasis added).

1. A method of operating a synchronous memory device, wherein the memory device includes a plurality of memory cells, the method comprising:

providing first block size information to the memory device, wherein the first block size information defines a first amount of data to be output onto a bus in response to a read request . .

'214 patent, claim 1 (emphasis added).

1. A synchronous semiconductor memory device having at least one memory section which includes a plurality of memory cells, the memory device comprises:

a programmable register to store a value which is representative of a delay time after which the memory device responds to a read request.

'263 patent, claim 1 (emphasis added).

THE SPICE WAS A SECOND IN

26. An integrated circuit device having at least one memory section which includes a plurality of memory cells, wherein the integrated circuit device outputs data on an external bus synchronously with respect to first and second external clock signals, the integrated circuit device comprises:

a first internal register to store a value which is representative of a number of clock cycles to transpire <u>before the integrated</u> circuit device responds to a read request. .

'804 patent, claim 26 (emphasis added).

The claims clearly so provide. Indeed, all but two of the disputed claims containing these terms 22 explicitly state that information is supplied. "in response to" a read request, a write request or other transaction request. It is, of course, true, as Infineon contends, that, in order to "respond" to a request (i.e.outputting or inputting data), the desired response can only occur if the selected device is given the information necessary to generate that response. Because one of ordinary skill in the art would understand that both address and control information are required for the memory device to respond to a request, that request must contain more than just the binary code or "AccessType" suggested by Rambus. Given the nature of the information and the way the invention works, it seems self-evident from the claim language that a request is, as Infineon posits, a series of bits transmitted over the bus containing address and control information. This conclusion is further buttressed by the explanations of Mr. McAlexander. See Markman Hearing, Tr. pg. 417, 11. 18-25 ("certainly the read has to have some control. It tells you what kind of transaction is being requested. If the memory is to respond to that, it must know where to respond from, what

<sup>&</sup>lt;sup>32</sup> Indeed, of those claims mentioning read request, write request and transaction request, only claims 14 and 29 of the '214 patent do not explicitly mention that the memory device is to respond to the read request and even those mention a read request in such a way as to indicate that the term means there what it means elsewhere (Claim 14 "before executing another read request"); (Claim 29 "after executing another read request.")

address"). Thus, the claim language, although not dispositive, strongly supports the view of read, write and transaction request taken by Infineon.

# 2. The Specification

Although not discussed as extensively as other terms, such as "bus," the terms here at issue are the subject of explication in the specification. For example, in the "Comparison With Prior Art" section, the inventors explain:

Yet another object of this invention is to provide a method for transferring address, data and control information over a relatively narrow bus and to provide a method of bus arbitration when multiple devices seek to use the bus simultaneously.

'918 Patent, col. 3, 11. 35-39 (emphasis added). This statement of object remarks the key role of address, data and control information. And, as explained in the cited text, and above in construing the term "bus," the significance of the invention of the system is to accomplish quickly the commands necessary to initiate a request and secure a response.

Then, in the ensuing "Summary of Invention" discussion, the inventors say that "[i]n this system of the invention, <u>DRAMs and other devices receive address and control information</u> over the bus and <u>transmit or receive requested data</u> over the same bus." '918 Patent, col. 4, 11. 9-11 (emphasis added). Though not explicitly mentioning a "request," this quote lends credence to the basic

notion that a memory device should receive both address and control information in order to be able to transmit or receive data.


Then, shortly thereafter, in describing a preferred implementation of the invention, the specification explains how a bus transaction is initiated "by sending a request packet (a sequence of bytes comprising address and control information)." '918 Patent, col. 6, 11. 60-63). This, too, teaches that a request (be it a read request, write request, or transaction request) includes the address and control information necessary to accomplish the request."

Having established that the specification contemplates both address and control information are needed for a response, it is necessary to ascertain whether a read request should contain both categories of information. The definition which Rambus presses proposes that a transaction request would consist only of the "AccessType" found in the top row14 of Figure 4, the preferred embodiment.

<sup>&</sup>lt;sup>33</sup> Again, this conclusion is supported by the expert testimony of Infineon's Mr. McAlexander. <u>See</u> Trans. pg. 417, lines 20-22 ("I found the control and address information were required in every instance that it was addressed in the specification").

 $<sup>^{\</sup>rm 34}$  As shown in Figure 4, the rows represent time or clock cycles.

#### REGULAR ACCESS



# F16\_4

In the preferred embodiment, the AccessType instruction, which contains the control information specifying the type of request, would be a binary code 4-bits wide. The specification explains:

The AccessType filed [sic: field] specifies whether the requested operation is a read or write... In a preferred implementation, AccessType[0] is a Read/Write switch: if it is a 1, then the operation calls for a read from the slave (the slave to read the requested memory block and drive the memory contents onto the bus); if it is a 0, the operation calls for a write into the slave (the slave to read data from the bus and write it to memory).

'918 patent, col. 9, 11. 47-56. Rambus would limit the terms "read request," "write request" and transaction request" to only this AccessType field. In contrast, according to Infineon's interpretation, the requests must contain both the AccessType control information and the address information indicated on the remaining rows of Figure 4. To support its definition, Infineon points to the following passage from the specification:

In a preferred implementation of the invention, to initiate a bus transfer over the bus, a master sends out a request packet, a contiguous series of bytes containing address and control information . . .

The device-selection function is handled using the bus data lines. AddrValid is driven, which instructs all slaves to decode the request packet address, determine whether they contain the requested address, and if they do, provide the data back to the master (in the case of a read request) or accept data from the master (in the case of a write request) in a data block transfer.

'918 patent, col. 8 1. 66 through col. 9, 1. 4. The specification also explains that "[i]n some cases, a slave [memory device] may not be able to respond correctly to a request, e.g. for a read or write. In that situation, the slave should return an error message . . . or a retry message." '918 patent, col. 12, 11. 4-8. These references and others illustrate that the memory should respond to the request. In order to respond, the memory device also must be given address information specifying where the data is to be read or written.

Additionally, though one must understand the technology to comprehend the import of the statement, the specification actually states that address rows are to be accessed during a request. The patent explains that the DRAM sense amps should be pre-charged and

<sup>&</sup>lt;sup>35</sup> See e.g. '918 patent, col. 8, 11. 48-49 ("a slave should preferable respond to a request in a specified time"); '918 patent, col. 8, 11. 24-29 ("AddrValid is used to indicate when the bus is holding a valid address request, and instructs a slave to decode the bus data as an address and, if the address is included on that slave, to handle the pending request."

"[t]his precharging allows access to a <u>row</u> in the RAM to begin as soon as the access request for either <u>inputs (writes) or outputs (reads)</u> is received and allows the column sense amps to sense data quickly." '918 Patent, col. 10, 11. 21-24 (emphasis added). Because one skilled in the art would recognize that "row" refers to a particular location on the plurality of memory cells, it follows that address information must be conveyed in order to access that row. That address information is contained in "the access request for either inputs (writes) or outputs (reads)."

Rambus definition would only indicate what type of operation to take place. See Markman Hearing, Tr. pg. 122, 11. 11-13 (testimony of Dr. Huber) ("We don't need the rest of the information [address information] to know that it's a read request"). The specification and the claims, however, clearly demonstrate the memory devices are not only to recognize the requested operation, but also respond to the request. Even Dr. Huber admitted that address information must be received for there to be a response. Dr. Huber took the view that this information could be conveyed at some other unspecified time. See Markman Hearing, Tr. pg. 141, 11. 20-22 (testimony of Dr. Huber). That approach is untenable because nowhere in the specification is it mentioned that address information should be sent at any other time than contemporaneous with the request.

Nor does the specification support the other foundational components of the narrow view of these terms expressed by Rambus. The construction urged by Rambus essentially attempts to equate the term "read request" with "AccessType," as shown in Figure 4, as the predicate for its requirement that "a read request" must be a binary code, occur in a single clock cycle, and be in response to a clock transition. The specification offers no warrant for such a limited construction, and, as Infineon points out, Rambus here is attempting artificially to limit the invention to the preferred embodiment of Figure 4, which describes a bus transaction that uses the preferred implementation of a 9-bit wide external bus. See '918 patent, col. 9, 11. 26-27 ("Each request packet uses all nine bits of the multiplexed data/address lines"). Because Figure 4 indicates that the AccessType is only 4-bits wide, it is possible for Rambus' proposed definition to occur in a single clock cycle. However, this requirement stems solely from Rambus' view that AccessType is a request. If a request contains both control and address information, then this would not be true. See Markman Hearing, Tr. pg. 431, 11. 8-12 (testimony of McAlexander) ("There is a specific control set of bits called the access type that does occur as a set of bits in a particular single cycle as shown in a preferred embodiment, but all that does is establish the type.") Similarly, there is nothing in the specification to support Rambus' requirement that the transaction request be received by the memory

device in response to a clock transition. <u>See Markman Hearing</u>, Tr. pg. 432, ll. 2-9 (testimony of McAlexander) (indicating that nothing in the specification supports this requirement).

Rambus contends that Infineon's construction incorrectly equates "read request" (or "write request" or "transaction request") with a request packet, arguing instead that a read request is actually a component of a request packet. For example, the specification states that "FIG. 4 shows the format of a request packet." '918 patent, col. 4, 1. 66. It also explains that, in a preferred implementation, "a master sends out a request packet, a contiguous series of bytes containing address and control information." '918 patent, col. 8, 11. 60-63. The criticism is superficially appealing; however, the confusion results in large part from the fact that the specification uses the term "request" and "request packet" interchangeably. For example, the inventors explain, "FIG. 5 illustrates the format of a retry message 28 which is useful for read requests, . . . All DRAMs and masters can easily recognize such packet as an invalid request packet, and therefore a retry message." '918 patent, col. 12, 11. 33-39. See also '918 patent, col. 12, 11. 49-52 ("The master sends request packets and keeps track of periods when the bus will be busy in response to that packet. The master can schedule multiple requests so that the corresponding data block transfers do not overlap."; '918 patent, col. 12, 11, 58-61 ("Situations will arise, however,

where two or more masters send a <u>request packet</u> at or about the same time and the multiple <u>requests</u> must be detected. . . .) That drafting lapse is unfortunate, but it certainly is not dispositive because that text too must be interpreted in perspective of the whole specification.

Considering the claim language and the specification in its entirety and for the reasons explained above, the construction offered by Infineon is better supported by the patent document. Although that construction results in some overlap in the meanings of request and request packet, that overlap is inherent in the patent specification itself. Indeed, the most significant passage of the specification discussing read requests and write requests indicates that such a request is related to (if not synonymous with) a request packet: "AddrValid is driven, which instructs all slaves to decode the packet address determine whether they contain the requested address, and if they do, provide the data back to the master (in the case of read request) or accept data from the master (in the case of a write request) in a data block transfer." '918 Patent, col. 8, 1. 66 through col. 9, 1. 4 (emphasis added).

# 3. The File History

Those constructions derived from the claim language and specification are supported by the fact that, in the prosecution of the '804 patent, Rambus made statements to the PTO relating to the term "transaction request." In February 1999, Rambus submitted a

Preliminary Amendment in U.S. Patent App. 08/798,525 (issued as the '804 patent) in which it admitted that transaction requests are not simply a single clock-cycle access-time code. In response to a rejection by the Patent Examiner, Rambus stated that a "transaction request" contains identification information:

when the identification information contained in the transaction request corresponds to the identification value stored in the internal register in a particular memory device on the module, that memory device executes the transaction request. Memory devices on the module having identification values which do not correspond to the identification information contained in the transaction request do not execute or respond to the request.

Supplemental Preliminary Amendment, U. S. Patent App. 08/798,525, p. 12 (emphasis added). Thus, Rambus explicitly represented that a transaction request contains more than just a binary code in the AccessType field: the above passage shows that device identification information also is contained in the transaction request. While this representation does not necessarily imply that Infineon's definition is unquestionably correct, it certainly undermines the construction now urged by Rambus.

# 4. Claim Differentiation

Claim 15 of the '214 patent refers to a "read request" without further limitation, while dependent claim 22 recites: "The method of claim 15 wherein the first block size information and the first read request are contained in a request packet." Rambus argues

that this language distinguishes a "read request" from a "request packet." As stated previously, the specification sometimes uses the terms "request" and a "request packet" interchangeably. Notwithstanding that drafting laxity, the differences in claim 15 and 22 do not refute the notion that a request contains address and control information. These claims simply add a third type of information, block size information, as a component of a request packet.

Given that the claim language clearly illustrates that a memory device is to respond to a read, write or transaction request and that Rambus has not explained how the device would respond without receiving address, data and control information, the claim language on its face supports the requirement that requests contain both address and control information. The specification, while not pellucid, also indicates that a request must contain such information so that it can respond to the request, whether the request be packetized or not. Rambus' narrow definition is not supported by the specification, and indeed, is refuted by the file history. Therefore, it is appropriate to conclude that "read request," "write request," and "transaction request" contain both address and control information indicating what type of transaction to perform and where the data should be located on the memory device.

#### 5. Construction

For the foregoing reasons, the term "read request" is construed to mean "a series of bits transmitted over the bus that contain multiplexed address and control information needed to request a read of data from a memory device." The term "write request" is construed to mean "a series of bits transmitted over the bus that contain multiplexed address and control information needed to request a write of data to a memory device." The term "transaction request" is construed to mean "a series of bits transmitted over the bus that contain multiplexed address and control information needed to perform a transaction over the bus with a memory device."

# D. "First and Second External Clock Signals"

The parties agree that the bus of the invention carries two external clock signals<sup>34</sup> which pace the exchange of information over the bus and provide timing synchronization for the memory system. The dispute arises over whether the second external clock signal must contain information that is different from the timing information sent by the first clock signal.

Although referred to as a "clock" by one skilled in the art, the clock of a memory chip is actually a set of timing information

<sup>&</sup>lt;sup>36</sup> As has been the convention of both the patent documents and the parties, the terms "clock signal" and "clock" are used interchangeably.

derived from an oscillating reference voltage (" $V_{\text{Rff}}$ ") which cycles between two voltage levels. Rambus' proposed definitions do not require that the two signals contain different timing information, while Infineon's proposed definitions require that the second signal contain different information from the first.

#### 1. The Claim Language

Every asserted claim in the '214 patent (the double data rate invention) and the '804 patent (the delayed lock loop invention) contains the terms "first external clock signal" and "second external clock signal." Most of the claims simply indicate that data is to be output on the bus in response to the first and second external clock signals. Three claims, however, reveal that the two clock signals can be used by the memory device to create an internal clock:

25. The method of claim 15 further including generating at least one internal clock signal using the first and second external clock signals wherein the first amount of data corresponding to the first block size information is output onto the bus synchronously with respect to at least one internal clock signal.

'214 patent, claim 25.

26. The method of claim 25 further including generating a first internal clock signal using a delay locked loop and the first and second external clock signals.

<sup>...</sup> See claims 1, 2, 4, 9, 10, 11, 15, 16, 18, 24, 25, and 26 of the '214 patent and claim 26 of the '804 patent.

'214 patent, claim 26.

26. An integrated circuit device having at least one memory section which includes a plurality of memory cells, wherein the integrated circuit device outputs data on an external bus synchronously with respect to first and second external clock signals, the integrated circuit device comprises:

Delay locked loop circuitry to generate an internal clock signal using the first and second external clock signals . . . .

'804 patent, claim 26.


The claim language thus indicates that somehow the memory device is to use the information derived from the first and second clock signal to create in internal signal. One must consult the specification to understand how this is accomplished.

# 2. The Specification


In the "Background of the Invention" section, the specification relates that one "object of this invention is to provide a clocking scheme to permit high speed clock signals to be sent along the bus with minimal clock skew between devices." '918 patent, col. 3, 11. 27-29. "The two clocks together provide a synchronized high speed clock for all the devices on the bus." '918 patent, col. 8, 11. 29-30. Most significantly, in the "Clocking" subsection of the "Detailed Description," the inventors explain:

Clocking a high speed bus accurately without introducing error due to propagation delays can be implemented by having each device monitor two bus clock signals and the[n] derive internally a device clock, the true system clock. The bus clock information can be sent on one or two lines to provide a mechanism for each bused device to generate an internal device clock with zero skew relative to all the other device clocks.

'918 patent, col. 18, 1. 63 through col. 19, 1. 4. This idea of clock skew can be best understood by reference to Figures 8a and 8b of the specification.



TIG\_8A



FIG\_RE

The specification clearly demonstrates how these figures represent the two clock signals:

Referring to FIG. 8a, in the preferred implementation, a bus clock generator 50 at one end of the bus propagates an early bus clock signal in one direction along the bus, for example on line 53 from right to left, to the far end of the bus. The same clock signal then is passed through the direct connection shown to a second line 54, and returns as a late bus clock signal along the bus from the far end to the origin, propagating from left to right. A single bus clock line can be used if it is left unterminated at the far end of the bus, allowing the early bus clock signal to reflect back along the same line as a late bus clock signal.

FIG. 8b illustrates how each device 51. 52 receives each of the two bus clock signals at a different time (because of propagation delay along the wires), with constant midpoint in time between the two bus clocks along the bus. At each device 51, 52, the rising edge of Clock1 53 is followed by the rising edge of 56 of Clock2 54. Similarly, the falling edge 57 of Clock1 53 is followed by the falling edge 52 of Clock2 54. This waveform relationship is observed at all other devices along the bus. Devices which are closer to the clock generator have a greater separation between Clockl and Clock2 relative to devices farther from the generator because of the longer time required for each clock pulse to travers the bus and return along line 54, but the midpoint in time 59, 60 between corresponding rising of falling edges is fixed because, for any given device, the length of each clock line between the far end of the bus and that device is equal. Each device must sample the two bus clocks and generate its own internal device clock at the midpoint of the two.

'918 patent, col. 19, 11. 4-32. See also Fig. 13 of the '918 patent (showing how the rising and falling edges of the two bus clocks can be synchronized).

In essence, this portion of the specification explains how chips N and O, which are located in different positions along the bus lines, receive the clock signals at different points in time due to their locations relative to the origin of the clock signal. By reflecting the signal along a second line, the memory system can compensate for this delay and create a second clock signal. From these two signals, chips N and O create an internal clock signal which corrects the clock skew caused by propagation delay. In order to correct the skew, the two signals must necessarily contain different information, as Rambus' expert admitted. See Markman Hearing, Tr. pg. pp. 296-298 (testimony of Dr. Huber). Although the specification lists this clocking scheme as a preferred embodiment, it is actually the only embodiment of the clock in the entire specification. As with the analysis of the term "bus," it is significant that the specification limits the clock to a single embodiment. See generally Wang, 197 F.3d at 1380; Toro, 199 F.3d at 1301; O.I. Corp., 115 F.3d at 1581.

# 3. The Extrinsic Evidence

The constructions taught by the specification are confirmed by the testimony of Mr. McAlexander who explained that to one ordinarily skilled in the art that the Rambus clock scheme allows the memory devices to sample each clock signal as it is received over the line and then averages the two signals such that every device is operating off the same clock, regardless of that device's location relative to the origin of the clock signal. Markman Hearing, Tr. pg. 457, line 2 to pg. 458, line 1 (testimony of Mr. McAlexander). Thus "the timing information and the difference between them is essential to this inventive concept of the clock design." Id. 38

In the prior art where the address information goes down one bus and data is responded to the bus on a totally different bus — so you have a data bus that's separate and distinct from the address bus — you could send down the control [or] the address information to a chip, activate it, . . it goes in, finds the data from the storage cells and immediately sends it out to the data bus which is a separate bus.

The same of the sa

In the multiplexed design, the data must share the same bus as the address information. And so the . . . controlling system must assure that at no time does address or control information reside on the bus at the same time that data . . . is coming back on the bus; otherwise, you would end up with a collision.

So in order to arbitrate that and to make sure that nothing is on the bus when it's not supposed to be, the whole system has to be in sync. Every system, every . . chip, every component on the bus has to be operating under the exact same timing constraints.

That's why it's important and valuable . . . to use a clock design that will synchronize everything together.

<sup>&</sup>lt;sup>36</sup> Mr. McAlexander's testimony also explains how the clocking scheme comes full circle to the primary objective of the invention and the use of a multiplexed bus:

In the interpretation of these terms, Rambus once again eschews the language of the specification, choosing to rely instead on the testimony of its expert who says that one skilled in the art would recognize that the first and second external clock signal can have, but does not need to have, different timing information in each signal. Therefore, according to Rambus, it is unnecessary to tie the claim definition to the language of the specification.30 This approach runs afoul of the principle that the patent specification must always be reviewed to see if the patentee used the terms in a manner other than their ordinary meaning. Vitronics, 90 F.3d at 1582. Thus, even if one accepted Rambus' contention that the ordinary and accustomed meaning of first and external clock signals would be known to one of skill in the trade, the patent specification only describes a clocking scheme which corrects clock skew by creating an internal clock based on differing external clock signals.

### 4. Construction

Based on the claim language and the specification the term "first internal clock signal" is construed to mean "a periodic signal received by the memory device from an external source to

Markman Hearing, Tr. pg. 465 l. 6 to pg. 466, l. 10.

<sup>&</sup>quot;I don't need to go to the patent to interpret the term. Clock signal is a well known term").

provide first timing information." The term "second internal signal" is construed to mean "a periodic signal received by the memory device from an external source to provide second timing information that is different from the first timing information."

## E. Integrated Circuit Device

Lastly, the parties contest the meaning of "integrated circuit device" as that term is found in claim 26 of the '804 patent. Rambus contends that the term means a "circuit constructed on a single monolithic substrate, commonly called a 'chip.'" Infineon, however, argues that representations made in the prosecution of the '804 patent limit this term to "a device composed of integrated circuits that include at least an ID register and related interface and comparison circuitry."

# 1. The Claim Language And The Specification Neither the claim language nor the specification inform the present inquiry. Indeed, the specification mentions an integrated circuit only once.

The parties have agreed that "integrated circuit device" is only disputed as it occurs in claim 26 of the '804 patent and not as it appears in the other patents. This is because the relevant file history limits the representations made to the PTO to only the '804 patent.

#### 2. The File History

كرورية الروسي والأراج والأراج

The file history of this claim is the only relevant category of intrinsic evidence. During the prosecution of Claim 26 in the '804 patent, (which was at that time, U.S. Patent App. 08/798,525 or the '525 application) Rambus expressly limited its claims by adding certain restrictions in order to overcome the PTO's prior art rejections. In response to the rejections, Rambus submitted new claims -- including the claim that ultimately issued as claim 26 of the '804 patent. Rambus argued to the PTO that the newly submitted claims were different from prior art because they all contained a device ID register and relevant interface and comparison circuitry limitations:

The new claims submitted in this Supplemental Preliminary Amendment have been added to more definitely and fully protect Applicants' invention. These newly submitted claims are directed to a memory device (or an integrated clicuit having memory) having (1) an integrated or storing an identification value, (2) interface circuitry to receive a request on an external bus, and (3) comparison circuitry to determine whether the identification information in the request corresponds to the identification value in the integral register — wherein when the identification information corresponds to the request.

Supplemental Preliminary Amendment, U.S. Patent App. 08/798,525, pp. 11-12. The '804 patent issued subsequently. Thus, it appears that Rambus believed that its claims did not cover devices without a device ID register and relevant interface and comparison

circuitry. To allow Rambus to broaden its claim in the face of this restriction would defeat the public notice function of the patent history. In <u>Hockerson-Halberstadt</u>, Inc. v. Avia Group Intn'l. Inc., 222 F.3d 951 (Fed. Cir. 2000), the Federal Circuit explained:

[The inventor's] argument therefore reduces to a request for a mulligan that would erase from the prosecution history the inventor's disavowal of a particular aspect of a claim term's meaning. Such an argument is inimical to the public notice function provided by the prosecution history. The prosecution history constitutes a public record of the patentee's representations concerning the scope and meaning of the claims, and competitors are entitled to rely on those representations when ascertaining the degree of lawful conduct, such as designing around the claimed invention. . . Were we to accept [the inventor's] position, we would undercut the public's reliance on a statement that was in the public record and upon which reasonable competitors formed their business strategies.

#### Id. at 957 (internal citations omitted).

"Absent qualifying language in the remarks, arguments made to obtain the allowance of one claim are relevant to interpreting other claims in the same patent." <u>Digital Biometrics</u>, 149 F.3d at 1347. Rambus claims to have presented such "qualifying language" in a footnote of the above-quoted representation to the PTO, which mentions two of the inventive technologies claimed in this suit:

The memory devices or integrated circuits having memory of the present invention may include additional and/or other inventive aspects. including, for example, delay lock loop circuitry and/or an internal register to

store a value which is representative of a number of clock cycles to transpire before the memory device responds to a read request. This "latency" register may be employed to control the timing of the output data after receipt of, for example, a read request. However it is noted that, in light of the July 27, 1998 Office Action and the rejection based on Waymouth, these additional and/or other inventive aspects, although forming a basis of patentability in their own right, will not be the focus of these Remarks.

Supplemental Preliminary Amendment, Patent App. No. 08/798,525, p. 12, n. 1. Rambus maintains that the express exclusion of the delay locked loop system and the latency invention from the scope of the attorney's remarks makes it "preposterous" to read a device ID register limitation into the claims currently before the court. Instead, during the Markman hearing in this case, Rambus' expert Dr. Huber contended that the limitation applies to every other claim of the patent (claims 1-25) but not claim 26. This conclusion, packeding to Dr. Huber, is an obvious conclusion based on the fact that claim 26 includes the inventive technologies mentioned as additional and/or inventive features in the footnote.

Notwithstanding Rambus' current attempt to carefully craft its limitations without much support in the patent history, the footnote does not imply that the statement excludes claim 26, but rather establishes that, in addition to the device ID register, Rambus believed that it claims possessed other inventive features. The last sentence of the footnote shows that Rambus chose not to rely on those additional inventive features when distinguishing the

claims from prior art. See id. ("these additional and/or other inventive aspects, although forming a basis for patentability in their own rights, will not be the focus of these Remarks"). Therefore, it is appropriate to read "integrated circuit device" as containing a device ID register, interface circuitry to receive a request from an external bus, and comparison circuitry to determine whether the identification information in the request corresponds to the identification register of the device.

Moreover, Rambus' suggested requirement that the integrated device be constructed on a single monolithic substrate is not supported by the specification and actually is undermined by the doctrine of claim differentiation. Claim 182 of the Preliminary Amendment to Patent App. No. 08/222,646, claim 6 of Patent No. 5,638,334 and claim 18 of Patent No. 5,657,481 all included the limitation that the device was "on a single semiconductor substrate." Claim 26 of the 804 patent contains no such limiting language and the doctrine of claim limitation warns against reading such a limitation into the disputed claim language unless the intrinsic evidence counsels otherwise.

#### 3. Construction

Thus, the patent history supports the construction that an integrated circuit device, as used on claim 26 of the '804 patent, must have a device ID register, interface circuitry and comparison circuitry.

### III. The Extrinsic Evidence Generally: The Experts

The claim construction here has been accomplished largely without resort to extrinsic expert evidence, notwithstanding that the parties presented expert testimony addressing each disputed term. Having reviewed that testimony, the Court found it useful mostly in understanding the meaning of technical terminology other than the disputed terms as that terminology is used in the claims and specification. See Pitney Boyes, 182 F.3d at 1309 ("it is entirely appropriate, perhaps even preferable, for a court to consult trustworthy extrinsic evidence to ensure that claim construction it is tending to from the patent file is not inconsistent with clearly expressed, plainly apposite, and widely held understanding in the pertinent technical field").

As outlined in the substantive discussion of each term construed, Rambus pressed constructions that generally found little, if any, support in the claim language or the specification, depending in significant part upon the expert testimony of Dr. Huber whose testimony was generally at odds with the statements made by the inventors in the claims and specification. Thus, his extrinsic evidence had to be substantially disregarded as contradictory of the intrinsic evidence. Also, it was difficult to credit Dr. Huber's testimony on disputed terms because it reflected the general, and disturbing, tendency of Rambus to distance its current constructions from what the inventors said in making the

claims and explaining the inventions in the specification, " and, in so doing, to use the claim construction process to broaden claims, rather clearly not made in the intrinsic evidence.

The record here, and the approach to claim construction taken by Rambus, illustrate the wisdom and importance of the rules of law that establish a hierarchal distinction between intrinsic and extrinsic evidence. On the other hand, the testimony of Mr. Joseph McAlexander, the expert offered by Infineon, was quite helpful and very credible because it was tethered closely to the intrinsic evidence and was not contradictory of the claim language or the specification. Notwithstanding that his testimony was reliable and informative it was ultimately not essential except as specifically cited in the construction. See Pitney Bowes, 182 F.3d at 1309 ("Although the patent file may often be sufficient to permit the judge to interpret the technical aspects of the patent properly, consultation of extrinsic evidence is particularly appropriate to ensure that his or her understanding of the technical aspects of the patent is not entirely at variance with the understanding of one skilled in the art").

<sup>41</sup> Moreover, Dr. Huber left the impression that he was more an advocate than he was one generally knowledgeable in the field of the invention, notwithstanding his rather impressive curriculum vitae.

#### CONCLUSION

For the foregoing reasons, the disputed terms in the four patents in suit are to be construed as reflected herein.

The Clerk is directed to send a copy of this Memorandum.

Opinion to all Counsel of Record.

It is so ORDERED.

Olelow E. Varia United States District Sudge

Richmond, VA Date: Musch /5,200/



# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. PO43D2C3C)

Art Unit: 2818

Before

Examiner: T. Nguyen

example Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

AMENDMENT

Dear Sir:

Kindly amend the application as follows:

### IN THE CLAIMS:

Please substitute the following claims for the pending claims

having the same claim number:

(A marked-up version showing insertions and deletions to the pending claims is attached as EXHIBIT A)

the second of th

151. (Amenced) A method of controlling a memory device by a memory controller, wherein the memory device includes a plurality of memory cells, the method of controlling the memory device comprises: -- providing first-block size information to the memory device, wherein the first block size information is provided by the memory controller and is representative of a first amount of data to be input by the memory device; and issuing a first operation code to the memory device, wherein in response to the first operation code, the memory device inputs the first amount of data. 15%. The method of claim 15% wherein the memory device inputs the first amount of data synchronously with respect to an external clock signal. 2155. (Amended) The method of claim 181 further including: providing second block size information to the memory device, wherein the second block size information defines a second amount of data to be input by the memory device; and response to the second operation code, the memory device inputs the 7 second amount of data. (Amended) The method of claim 151 wherein the first block size information and the first operation code are included in a request packet. 5155. (Amended) The method of claim 164 wherein the first block. size information and the first operation code are included in the same

Page 2

request packet.

6. (Amended) The method of claim 151 further including providing the first amount of data to the memory device. )57. (Amended) The method of claim 186 wherein the first amount of data is provided to the memory device after a delay time transpires. 158. (Amended) The method of claim 157 wherein the delay time is 1 representative of a number of clock cycles of an external clock signal. 2. (Amended) The method of claim 151 wherein the first block size information is a binary representation of the first amount of 180. (Amended) The method of claim 181 wherein the first amount of data is output, by the memory controller, synchronously with respect to an external clock signal and during a plurality of clock cycles of the external clock signal. 14. (Amended) A method of operation in a synchronous memory device, wherein the memory device includes a plurality of memory cells, the method of operation of the memory device comprises: receiving first block size information from a memory controller, wherein the first block size information represents a first amount of data to be input by the memory device in response to an operation code; receiving the operation code, from the memory controller, synchronously with respect to an external clock signal; and 8 inputting the first amount of data in response to the operation code. 10 162. (Amended) The method of claim 167 wherein inputting the first amount of data includes receiving the first amount of data

Page 3

synchronously with respect to the external clock signal.

(Amended) The method of claim 162 wherein the first amount of data is sampled over a plurality of clock cycles of the external clock signal.

(Amended) The method of claim led wherein the first block size information and the operation code are included in a request packet.

(Amended) The method of claim 164 wherein the first block size information and the operation code are included in the same request packet.

(Amended) The method of claim 161 wherein the first block size information is a binary representation of the first amount of data to be input in response to the operation code.

167. (Amended) The method of claim 167 wherein the first amount of data is output, by the memory controller, synchronously during a plurality of clock cycles of the external clock signal.

generating an internal clock signal, using a delay locked loop and the external clock signal wherein the first amount of data is input synchronously with respect to the internal clock signal.

(Amended) The method of claim lot further including generating first and second internal clock signals using clock generation circuitry and the external clock signal, wherein the first amount of data is input synchronously with respect to the first and second internal clock signals.

2

1 13. The method of claim 169 wherein the first and second internal clock signals are generated by a delay lock loop.

1 17. (Amended) A method of operation of an integrated circuit, wherein the integrated circuit includes a dynamic random access memory array having a plurality of memory cells, the method of operation comprises:

7 receiving block size information from a controller, wherein the

block size information represents an amount of data to be input in response to an operation code;

receiving the operation code from the controller; and inputting the amount of data in response to the operation code.

(Amended) The method of claim 177 further including storing the amount of data in the memory array.

173. (Amended) The method of claim 171 wherein the block size information and the operation code are included in a request packet.

2

2

1

2

3

1

174. (Amended) The method of claim 171 wherein the block size information is a binary representation of the amount of data to be input in response to the operation code.

(Amended) The method of claim LAT wherein the amount of data is input, in response to the operation code, after a delay time transpires.

3.4. The method of claim 136 wherein the delay time is representative of a number of clock cycles of the external clock signal.

Page 5

		Kindly ADD the lollowing claring.
_		11 2
	1	8: (New) The method of claim 151 wherein the first operation
	2	code is issued onto a bus.
		1/2
	1	(New) The method of claim 178 wherein the bus includes a
	2	plurality of signal lines to multiplex control information, address
	3	information and data.
f	1	13 180. (New) The method of claim 181 further including providing
i	2	address information to the memory device.
	_	714
,	1	181. (New) The method of claim 161 wherein the operation code, the
į	2	first block size information and address information are included in a
	3	packet.
Ì		25 14
•	1	182. (New) The method of claim 161 further including receiving
	2	address information from the memory controller.
		26
	1	183. (New) The method of claim 161 wherein the first block size
	2	information, and the operation code are received from an external bus.
		27 26
	1	181. (New) The method of claim 187 wherein the first block size
	2	information, and the operation code are received from the same external
	3	bus.
		28 27
	1	183. (New) The method of claim 184 wherein the external bus is
	2	used to multiplex address information, control information and
	3	data.
		35 29
		(Now) The method of claim left to ther including receiving

Page 6

address information from the controller.

#### REMARKS

This Preliminary Amendment seeks to place this application in condition for allowance. New claims 178-186 have been added to more fully claim Applicant's invention. Several of the pending claims have been amended. No new matter has been added. In this regard, support may be found, for example, at page 22, line 11, to page 24, line 2, and page 27, lines 1-24 of the specification.

### INFORMATION DISCLOSURE STATEMENT

in the substant Chilitian was a

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, Applicants' submit concurrently herewith an Information Disclosure Statement (IDS) including modified Form PTO-1449. A <u>copy</u> of that IDS and modified Form PTO-1449 are attached hereto.

Some of the documents listed in the PTO-1449 have been cited by a defendant in an action pending in U.S. District Court For Eastern District of Virginia case, namely in Rambus Inc. v. Infineon Technologies A.G., et al., as prior art against the inventions claimed in, among other patents, U.S. 6,034,918. The '918 patent is a parent of the instant application. Reference to these documents are listed on Page 2 of the Defendents' AMENDED PRIOR ART NOTICE FURSUANT TO 35 U.S.C. \$282 (hereinafter 'PRIOR ART NOTICE'). A copy of the PRIOR ART NOTICE is included with the IDS submission.

Furthermore, the construction or interpretation of a number of terms have recently been considered in a Markman opinion issued in the above-mentioned litigation. A number of claims pending in the instant application incorporate or incorporated some of these terms including, for example, the terms "block size", "write request", and "bus". The term "write request" has been deleted from the pending claims (as amended). The term "bus" has been deleted from some of the pending claims (as amended). A discussion of "block size" may be found on pages 41-47 of the Markman opinion, and a discussion of "bus" may be

Page 7

found on pages 17-41 of the Markman opinion. By submission of this Markman opinion, Applicants make no statement as to the correctness of the constructions set forth therein. Indeed, as is apparent from that opinion, the court substantially adopted the constructions proposed by Infineon, and not that construction proposed by Rambus. A copy of the Markman opinion is also included with the IDS submission.

#### CONCLUSION

Applicants request entry of the foregoing amendment. Applicants submit that all of the claims present patentable subject matter which definitely set forth the novel and unobvious features of Applicants' invention. Accordingly, Applicants respectfully request allowance of all of the claims.

It is noted that should a telephone interview expedite the prosecution in any way, the Examiner is invited to contact Neil Steinberg at 650-947-5325.

Respectfully submitted,

Date: 101 16 201

Neil A. Steinberg Reg. No. 34,735

650-947-5325

# EXHIBIT A VERSION WITH MARKINGS TO SHOW CHANGES MADE

(Amended) A method of controlling a memory device by a memory controller, wherein the memory device includes a plurality of memory cells, the method of controlling the memory device comprises:

2

3

10

11

1

4 5

6

7

8

providing first block size information to the memory device, wherein the first block size information is provided by the memory controller and [defines] is representative of a first amount of data to be input by the memory device [in response to a write request]; and

issuing a first operation code [write request] to the memory device, wherein in response to the first operation code. [write request] the memory device inputs the first amount of data [corresponding to the first block size information].

152. The method of claim 151 wherein the memory device inputs the first amount of data synchronously with respect to an external clock signal.

153. (Amended) The method of claim 151 further including:
providing second block size information to the memory device,
wherein the second block size information defines a second amount of
data to be input by the memory device [in response to a write request];
and

issuing a second <u>operation code</u> [write request] to the memory device, wherein in response to the second <u>operation code</u> [write request], the memory device inputs the second amount of data [corresponding to the second block size information].

154. (Amended) The method of claim 151 wherein the first block size information and the first operation code [write request] are included in a request packet.

4/

l	155. (Amended) The method of claim 154 wherein the first block
	size information and the first operation code [write request] are
3	included in the same request packet.
ı	156. (Amended) The method of claim 151 further including providing
2	the first amount of data [corresponding to the first block size
3	information) to the memory device.
1	157. The method of claim 156 wherein the first amount of data is
2	provided to the memory device after a delay time transpires.
1	158. (Amended) The method of claim 157 [156] wherein the delay
2	time is representative of a number of clock cycles of [a] an external
3 .	clock signal.
1	159. (Amended) The method of claim 151 wherein the first block
2	size information is a binary representation of the <u>first</u> amount of data
3	[to be input in response to the first write request].
1	160. (Amended) The method of claim 151 wherein the first amount
2	of data [corresponding to the first block size information] is output.
3	by the memory controller, [input] synchronously during a plurality of
4	clock cycles of an [the] external clock signal.
1	161. (Amended) A method of operation in a synchronous memory
2 .	device, wherein the memory device includes a plurality of memory cells,
3	the method of operation of the memory device comprises:
4	receiving first block size information from a memory controller,

wherein the first block size information (defines) represents a first amount of data to be input by the memory device in response to the

operation code [a write request];

8	receiving an operation code. [a first write request] from the
9	memory controller, synchronously with respect to an external clock
.0	signal; and
1	inputting the first amount of data (corresponding to the first
.2	block size information] in response to the operation code [first write
.3	request].
1	162. (Amended) The method of claim 161 wherein inputting the first
2	amount of data includes receiving the first amount of data (the first
_	amount of data corresponding to the first block size information is
4	sampled] synchronously with respect to the external clock signal.
1	163. (Amended) The method of claim 161 wherein the first amount
2	of data is sampled synchronously during a plurality of clock cycles of
3 ·	the external clock signal [further including:
4	(receiving second block size information, wherein the second block
5	size information defines a second amount of data to be input in
6 .	response to a write request;
7	receiving a second write request from the bus controller; ar
8	inputting the second amount of data corresponding to the second
9	block size.information], introspones to the second operation.code:write
0	request].
1	164. (Amended) The method of claim 161 wherein the <u>first</u> block
2	size information and the operation code [first write request] are
з.	included in a request packet.

Page 11

2

165. (Amended) The method of claim 164 wherein the first block

size information and the operation code [first write request] are -

included in the same request packet.

5/

166. (Amended) The method of claim 161 wherein the first block size information is a binary representation of the first amount of data to be input in response to the <u>operation code</u> [first write request].

167. (Amended) The method of claim 161 wherein the first amount of data [corresponding to the first block size information] is [input] output. by the memory controller, synchronously during a plurality of clock cycles of [an] the external clock signal.

168. (Amended) The method of claim 161 further including generating an internal clock signal using a delay locked loop and the [an] external clock signal, wherein the first amount of data [corresponding to the first block size information] is input synchronously with respect to the internal clock signal.

2

169. (Amended) The method of claim 161 further including generating first and second internal clock signals using clock generation circuitry and [an] the external clock signal, wherein the first amount of data [corresponding to the first block size information] is input synchronously with respect to the first and second internal clock signals.

1 170. The method of claim 169 wherein the first and second internal clock signals are generated by a delay lock loop.

171. (Amended) A method of operation of an integrated circuit, wherein the integrated circuit includes a <u>dynamic random agrees</u> memory array having a plurality of memory cells, the method of operation comprises:

receiving block size information from a controller, wherein the block size information [defines a first] represents an amount of data

Page 12

7	to be input [from a bus] in response to an operation code [a write							
8	request);							
9	receiving the operation code from the controller [a first writ							
0	request); and							
.1	inputting the [first] amount of data [corresponding to the bloc							
.2	size information) in response to the operation code (first writ							
.3	request).							
1	172. (Amended) The method of claim 171 further including storin							
2	the [first] amount of data [corresponding to the block siz							
3	information) in the memory array.							
	·							
1	173. (Amended) The method of claim 171 wherein the block siz							
2	information and the operation code [first write request] are include							
<b>3</b> .	in a request packet.							
1 .	174. (Amended) The method of claim 171 wherein the block siz							
2 .	information is a binary representation of the (first) amount of data to							
3	be input in response to the <u>operation code</u> [first write request]							
1	176. (Amended) The method of claim 171 [161] wherein the !first							
2	amount of data is input, in response to [receipt of] the operation code							
3	[first write request], after a delay time transpires.							
1	177. The method of claim 176 wherein the delay time is							
 2	•							
2 3	representative of a number of clock cycles of the external clock signal							
<b>.</b>	[that transpire before the first amount of data is input].							
1	178 (Moul The method of elements 151 when the co							

4/

code is issued onto a bus.

1	179. (New) The method of claim 178 wherein the bus includes a
2	plurality of signal lines to multiplex control information, address
3	information and data.
•	
1	180. (New) The method of claim 151 further including providing
- 2.	address information to the memory device.
-	
1	181. (New) The method of claim 161 wherein the operation code, the
2	first block size information and address information are included in a
3	packet.
	•
1	182. (New) The method of claim 161 further including receiving
2	address information from the memory controller.
1	183. (New) The method of claim 161 wherein the first block size
2	information, and the operation code are received from an external bus.
1	184. (New) The method of claim 183 wherein the first block size
2	information, and the operation code are received from the same external
3	bus.
-	
1	185. (New) The method of claim 184 wherein the external bus is
2	used to multiplex address information, control information and
3	data.
	·

186. (New) The method of claim 171 further including receiving

address information from the controller.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (P043D2C3C)

Pre-Application of:

FARMWALD ET AL

09/492,982

JANUARY 27, 2000

TC 2800 MAIL ROOM

Examiner T. Nguyen

Title

METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH

Commissioner of Patents and Trademarks Washington, D.C. 20231

Dear Sir.

With respect to the above-identified application, transmitted herewith is an AMENDMENT (14 pages) + attachment and an INFORMATION DISCLOSURE STATEMENT (2 pages), modified PTO form 1449 (2 pages) and copies of references cited in the modified PTO form 1449.

The fee has been calculated as shown below:

CLAIMS AS AMENDED							
	Claims Remaining	Highest Number	Extra	Extra Rate		] . [	
	After Amendment	Previously Paid For		Large Entity	Small Entity	Amount	
Number of Claims in Excess of 20	46	38	8	\$ 18.00	\$ 9.00	5144.00	
independent Claims in Excess of 3	3	3	٥	\$ 80,00	\$ 40.00	\$0.00	
First Presentation of Multiple Dependent Claims				259.00	125.00	0	
Submission of Information Lisclosure Statement under 17 CFX \$1.97(b)						•	
TOTAL FEE DUE:						\$144.00	

[XX] Please charge my Deposit Account No. 50-0998 in the amount of  $\S$  144.00 to cover the above fees. A duplicate copy of this sheet is enclosed

[XX] The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 50-0998. Aduplicate copy of this sheet is enclosed.

04/30/2001 TGEDARUI 00000120 500998 09492982

01 FC:103

144.00 CH

Respectfully submitted.

Nell A Steinberg Registration No. 34,735

650-947-9508

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE RECEIVE (Page No. RA043D2C3C)

Group

Before

Examiner: T. Nguyen

Art Unit:

2818

pplication of:

FARMWALD et al. 11AIL ROOM

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY **DEVICE HAVING A VARIABLE DATA** 

INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

#### Certificate of Mailing Under 37 CFR 1.8

I hereby certify that the attached 1) Transmittal (1 copy in duplicate)

2) Amendment (14 pages + 4 page attachment) and 3) Information Disclosure

Statement (2 pages) + modified form PTO 1449 (2 pages) and copies of references

cited in the modified form PTO 1449 is/are being deposited with the United States

Postal Service with sufficient postage as first class U.S. mail in an envelope addressed

to:

**Assistant Commissioner for Patents** Washington, D.C. 20231

(Print Name of Person Signing Certificate)

## FACSIMILE COVER SHEET

DATE:

May 10, 2001

TO:

Examiner: T. Nguyen

eau mas bilberfied

MAY - 4 2001

FAX NUMBER:

(703)-308-7724

NO. OF PAGES:

22 including this cover sheet

#### OFFICIAL FILING

The attached:

Information Disclosure Statement (in duplicate) + PTO-1449 + attachments (21 pages)

is/are being facsimile transmitted to the United States Patent and Trademark Office (703) 308-6296 on May 10, 2001 in the above-referenced application.

Respectfully submitted,

Joe G. Moniz Rambus Inc.

Phone: 650-947-5336 Fax: 650-947-5001 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

Group

Art Unit: 2818

Before

Examiner: T. Nguyen

I hereby cordly that this correspondence is being deposited with the Uphed Stores Postal I Service as that class small with sufficient postage in an envelope addressed to the Commissioner of Pazzero and Trademarks, Washington, D.C.

(Name of Person Malling Correspondence)

Signatore Dete

INFORMATION DISCLOSURE STATEMENT

FAX COPY RECEIVED MAY 1 () 2001

The second section is a second section.

Dear Sir:

Applicants submit concurrently herewith an Information Disclosure Statement (IDS) citation Form PTO-1449, including a reference identified in the IDS submitted previously on Nov. 17, 2000, but not noted (by way of, for example, the Examiner's initials) by the Examiner as being formally considered.

It is respectfully requested that the Examiner make his consideration of this reference formally of record with the next Action. The Commissioner is hereby authorized to charge Applicants' Deposit Account No. 50-0998 for any fee required in connection with this submission. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

New A. Steinberg Reg. No. 34,735 650-947-5325

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Piled: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY
DEVICE HAVING A VARIABLE DATA
INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

Group

Art Unit: 2818

Before

Examiner: T. Nguyen

I bereby certify that this converpendence is being deposited with the United States Portal I Service as flore than easily with sufficient portage in the envelope addressed to the Committations of Printers and Trademarks, Wathington, D.C. 20231 on

(Name of Person Multing Correspondence)

Signature Date

INFORMATION DISCLOSURE STATEMENT

MAY 1 II 5001

Dear Siz:

Applicants submit concurrently herewith an Information Disclosure

Statement (IDS) citation Form PTO-1449, including a reference
identified in the IDS submitted previously on Nov. 17, 2000, but not
noted (by way of, for example, the Examiner's initials) by the Examiner
as being formally considered.

It is respectfully requested that the Examiner make his consideration of this reference formally of record with the next Action. The Commissioner is hereby authorized to charge Applicants' Deposit Account No. 50-0598 for any fee required in connection with this submission. A duplicate copy of this sheet is enclosed.

Date: May 10 2001

Respectfully submitted,

Neil A. Steinberg Reg. No. 34,735

650-947-5325

Not found in USPTO file:

**FORM PTO-1449** 

(Note: This PATENTEC-generated page is not a part of the official USPTO record)

Japan Potent Office (JP)

(11)

Patent Application Disclosure
Unexamined Patent Application Publication (A) 563-217452

(51) Ior. Cl.	Identification No.	File No.
G 06 F 12/16	310	A-7737-5B
G 11 C 7/00	313	7341-5B
11/34	371	A-8522-5B
29/00	303	H-7737-5B

(d3) Disclosure Date: September 9, 1982

No examination requested Number of inventions: 1 (Total of 8 pages)

Name of Invention: Method for Setting Memory Access Timing

(21) Patent Application \$62-51509 (22) Application Date: March 6, 198

Application Date: March 6, 1987

(72) Inventor:

Takashi Saito

Facilities

Missubishi Electric Company, Ltd., Computer Manufacturing

Applicant: (71)

325 Uemschiya, Kamakura City, Kanagawa Prefectura Missibishi Electric Company, Ltd. 2-2-3 Marunouchi, Chiyoda-ku, Tokyo

Representative:

Masao Olwa, Patent Attorney, and two others

Name of Invention 1.

Method for Setting Memory Access Timing

Patent Claims

A method for setting memory access timing in a logical circuit that accesses memory, characterized by the provision of a register for which a variety of values can be set by a program, by repetitively having the value set in said register be changed sequentially by the program and performing test writes to the memory and test reads from the memory where the data that is written is compared to the data that is read, by setting to the register the setting that was in effect when the results of the comparison matched, and by accessing the memory based on said setting.

FDCR185559

Art 1 4 18 100.

ER905\_066521

Detailed Explanation of the Invention

# [Area of Application in Industry]

This invention pertains to a method for setting the memory access timing in order to set the access timing for random access memory (hereinafter abbreviated "RAM") that is equipped in, for example, data processing devices.

#### [Prior Art]

Figure 6 shows a block diagram of the logic circuits that use the conventional memory access timing set method. In the figure, 1 is RAM (using the example where a dynamic RAM is used), 2 is an address multiplexer, 3 is a multiplexed address bus connecting the RAM 1 with the address multiplexer 2, 4 is an address bus connected to the address multiplexer 2, 5 is a dam bus connected to the RAM 1, and 6 is a momery control ring. In addition, 7 is a flipflop for generating the row address select signal (RAS signal), hereinafter abhreviated "RAS flipflop," 8 is a flipflop for generating the column address select signal (CAS signal), hereinafter abhreviated "RAS flipflop," 9 is a flipflop for generating the column select signal (COLS signal), hereinafter abbreviated "COLS flipflop," 10 is an AND gate, 11, 12, and 13 are OR gates, 14, 15, and 16 are NOR gates, and 17, 18, 19, and 20 are jumper lines for selecting the output from the memory control ring 6 that it to be used. Additionally, for simplicity in the explanation, the logic circuits for refreshing the RAM 1 are not shown.

The operation of this method is described below. In this explanation, "1" indicates either the active level or the high logic level, while "0" indicates the inactive level or the low logic level. The memory control ring 6 is enabled and placed in an operational state when the memory access mode signal of line L1 goes to "1," and, synchronized to the master clock on line L2, the outputs T0, T1,..., Tk,..., Tn,..., Te-1, Te are sequentially cet to "1" in the shire transitions. When the memory access mode signal is "0," all outputs T0 to Te from the memory control ring 6 go to "0." The respective flipflops 7, 8, and 9 each output their lanched signals from the output terminal 1 on each, and output the inverse of the lanched signal on output terminal 0 of each. The RAS signal, CAS signal, and WE signal applied, respectively, to the RAS. CAS, and WE terminals of RAM 1 are each active at "1." In addition, in this conventional example, jumper lines 17, 18, 19, and 20 are set by hand, selecting, respectively, outputs Tk, Tl, Tm, and Tn of the memory control ring 6.

Below will be explained an example of an operation to write to the RAM 1, referencing the timing chart shown in Figure 4. When the memory access communes, both the memory access mode signal on Line 3 both go to "1." At this time, the address is applied to the address bus 4, the row address is selected by the address multiplexer 2 and is output on the multiplexed address bus 3. At this time the write data is applied to data bus 5.

HIXL 95560

ER905\_066322

the memory access mode signal of line L1 is at "1," so the memory control ring 6 commences operations, and there are state transitions so that outputs T0. T1,...

Tk sequentially go to "1." When Tk goes to "1," the "1" output Tk is applied to terminal D of the RAS flipflop 7 through the jumper line 17 and OR gate 11, and when output Tk + 1 of memory counted ring 6 goes to "1," the RAS signal that is output form output treminal 1 of the RAS flipflop 7 goes to "1." In addition, at this time the inverted signal that is output from the output terminal 0 of the RAS flipflop 7 goes to "0," causing the output of the NOR gate 14 to go to "1," and the output of the OR gate 11 to go to "1," causing the output of the RAS flipflop 7, or in other words the RAS signal, to be held at "1" even if the memory control ring 6 status advances. When the "1" output of the memory control ring 6 oransitions from T1 to T1 + 1, the same operation as described above causes the COLS signal causes the address multiplexer 2 to output the column address to the multiplexed address bus 3, and the output of the AND gate 10, or in other words the WE signal that is applied to the RAM 1 terminal WE, goes to "1." placing RAM 1 in write mode. When the "1" output of the AND gate 10, or in other words the WE signal with the Signal all go to "1," purpling all conditions in place to write to the RAM 1; hence the data write operation is performed, the status of the memory control ring 6 that "1." As described above, the RAS signal, the CAS signal, to be held at "1." As described above, the RAS signal, the CAS signal, the WE signal, and the COLS signal all go to "1," purpling all conditions in place to write to the RAM 1; hence the data write operation is performed, the status of the memory control ring 6 to other words the The RAS signal, the CAS signal on line 4, goes to "1" followed by the output Ta = 1 going to "1." When the output Ta of the memory control ring 6, or in other words the wine operation is concluded at the point in time where the output T

On the other hand, in the operations to read from the RAM 1, as shown in Figure 5, the write mode signal and the WE signal go to "0," and at the point in time when the output Tn - 1 of the memory control ring 6 ceases to output "1," or in other words, at the point in time when the output In goes to "1," the output data that is read from the RAM 1 is assumed to be set, and with the output Tn, the data on the data has 5 is accepted. At this time, when, in operations similar to the write operations described above the output Tn + 1 of the memory control ring 6 is to go to "1," all control signals become inactive and the operations to read from the

EXX185561

ED305\_056523

RAM 1 are terminated. Note that the TR shown in Figure 5 is the period of time over which the control signals to the RAM 1 fulfill the read mode conditions.

### [Problems Solved by this Invention]

In the conventional method for setting the memory access timing, the part that sets the RAM access timing is set by Jumper lines, and thus it requires a manual intervention to set the jumper lines. Additionally, generally RAMs have a variety of different access times, and when the type of RAM that is used is changed it is necessary to change the settings of the Jumpers in order to change the access timing, and, as a result, the RAM cannot be accessed correctly if the setting is incorrect or there may also be the problem that, even if RAM that can operate at high spends is used, the actual performance of the RAM will not be good if the access timing used is for low speed RAM.

This invention was created in order to solve the types of problems described above, and its objective is to provide a method of setting the memory access timing that automatically sets the access timing without any manual intervention, making it possible to exploit the full capabilities of the RAM and to improve reliability.

### [Method by Which the Problems are Solved]

The method of serting the memory access timing in this invention is characterized by the logic circuits that access the memory (RAM I) being equipped with registers 21, 22, 23, and 24 that can be set to a variety of values by a program, where the values that are set to these registers 21, 22, 23, and 24 are repetitively changed sequentially by the program at which time test data is written to and read from the memory (RAM I) and comparisons are made between the write data and the read data where the values that were set when the results of the comparison indicates a match are set to registers 21, 22, 23, and 24, so that the access to the memory (RAM I) is performed based on these settings.

### [Operation]

The same of the same

The registers 21, 22, 23, and 24 In this invention are set to any given value by the program, and the memory (RAM 1) is accessed based on the various settings that have been set, at which time test data is written to the memory and read from the memory. The data written as this test data, and the data that is read, are compared to each other for each of the access operations that are based on the respective settings, and when the data that is written to the memory (RAM 1) matches the data that is read from the memory, then the settings are set as the final settings in the registers 21, 22, 23, and 24, and after that time the access timing is determined based on these final settings and the memory (RAM 1) is accessed with that access timing when the specific data write and data read operations are performed.

EDCR185562

gru05\_066324

### [Example of Embodiment]

An Example of Embodiment of this invention is explained below based on the figures. Figure 1 is a block diagram of logic circuits that use the method for setting the memory access timing in this Embodiment of the invention. In Figure 1 the same symbols are used as corresponding to the structural elements shown in Figure 5, so the explanations are omitted here. In Figure 1, 21 is the register for determining the timing with which the RAS signal is produced (hereinafter termed the "RAS register"), 22 is the register for determining the timing with which the COLS signal is produced (hereinafter termed the "COLS register"), 23 is the register for determining the timing with which the CAS signal is produced (hereinafter termed the "CAS register"), 24 is the register for determining the timing with which the memory access complete signal will be produced (hereinafter termed the "CPLT register"), 23, 26, 27, and 28 are the selectors that select one output from output TO to Te of the e + 1 registers in memory control ring 6.

Next the operation will be explained. Let us assume that there are five different types of RAM that can be obtained, and, the access timing on these types of RAM, from fastest to slowest, are RAM<sub>1</sub>, RAM<sub>2</sub>, RAM<sub>3</sub>, RAM<sub>4</sub>, and RAM<sub>3</sub>. The respective RAMs can be actessed correctly by outputing the RAS signals, COLS signals, CAS signals, and spendory access complete signals shown in the timing diagram of Figure 2. The explanation described below considers the operations when RAM<sub>2</sub> is installed.

The table has the settings for the RAS register 21, the COLS register 22, the CAS register 23, and the CPLT register 24, or in other words, the settings for k1 to k5, Il to 15, ml to m5, and al to a5 in Figure 2, are stored as a table. This program executes the flow chart shown in Figure 3. In other words, the program is executed (Step S1), the pointer indicates RAM; (Step S2), the information indicated by the pointer (in this case, the settings k1 corresponding to RAM; shown in Figure 2) are loaded into RAS register 21 (Step S3), the pointer is the incremented (Step S4), the information indicated by the pointer (in this case, the setting 11 corresponding to RAM;) is loaded into the COLS register 22 (Step S5), the pointer is incremented (Step S6), the information indicated by the pointer (in this case, the setting m1 corresponding to RAM1) is loaded into the CAS register 23 (Stop S7), the pointer is incremented (Step S1), the information indicated by the pointer (in this case the setting at corresponding to RAM;) is loaded into the CPLT register 24 (Step 59), the pointer is incremented (Step S10), the test data is written into the RAM; (because in this case it is RAM; that is installed) (Step S11), and the write operation is performed with the timing shown in Figure 4. Then the data is read from the RAM; with the timing shown in Figure 5 (Step S12), and the data that was read is compared to the data that was written (Surp \$13). In this case, the sertings are the sentings kl, il, ml, and nl that correspond to RAM1. These settings do not match the timing for the control signals (the RAS signal, the COLS signal, the CAS signal, and the memory access complete signal) for RAM2, so the comparison in Step 13 of the data that was read and the data that

ERR195563

ER905\_066525

was written does not indicate a much with this timing. As a result, the program continues to Step \$14, and a check is made for a pointer error. If there is an error then an error report is made (Step \$15), and if there is no error, then the program returns to Step \$3.

The information indicated by the pointer when the program returns to Step 53 is the setting k2 that corresponds to the RAM<sub>2</sub> that is installed, and this setting k2 is leaded into the RAS register 21. After that, the same process that is described above is performed (Steps S4 through S10) and the setting I2 is loaded into the COLS register 22, the setting m2 is loaded into the CAS register 23, the setting m2 is toaded into the CAS register 23, the setting m2 is toaded into the CPLT register 24, the test data is written to the RAM<sub>2</sub> (Step S11) the data is read from the RAM<sub>3</sub> (Step S12), and the data that was written is compared to the data that was read (Step I3). In this case, the RAM access timing is set so that, when the operations for writing and reading the specified data are performed, the settings k2, 12, m2, and n2 correspond to RAM<sub>2</sub>, and thus RAM<sub>2</sub> is accessed with the appropriane timing and the data that was read matches the data that was written so the program continues to Step 16 and the settings, and setting that that was written so the program continues to Step 16 and the settings, and setting that that was read matches the data that was rest into registers 21, 22, 23, and 24 as the final settings, and settings and selectors 25, 26, 27, and 28 cause the RAS signal to be "1" when the output TA2 + 1 of the memory control ring 6 is "1," the COLS signal to be "1" when the output Ta2 + 1 is "1," and the memory access complete signal to be "1" when the output Ta2 + 1 is "1," and the memory access complete signal all go to "0."

While the explanation of the flow chart was based on the assumption that RAM 2 was installed, if RAM, RAMs, RAMs, or RAMs were installed instead, the processes in Steps 3 through 13 would be performed once, three times, four times, or five times, respectively, to set the access timing.

the access timing using a program, it is easy to perform RAM access timing margin tests. In addition, although the timing will be that for the type of RAM with the slowest access time, even if a mixture of RAMs with different access times are installed in the logic circuit, the RAM can still be accessed correctly. In addition, if in high-speed computers, the RAM eacess timing is set individually by the eard until or the bank unit of main memory, then even if the type of RAM is different on different eard units or bank units, the timing can be performed to match the capability of the RAM, making it possible to prevent any impediments to performance by mixing types of RAM. Additionally, in the program that determines the settings, it is possible to set the access timing that is optimized for the RAM that is installed and that is able to fully exploit the capabilities of the RAM through selecting the optimal values through changing the settings in even finer increments, rather than determining the settings in such a way as to compensate for the minor timing differences between the various RAM memufacturing locations. If in the program access timing setting checks are

EECAL 85564

ED1905\_066526

<u> ಕ್ರಾರ್ಥ ಕ್ರಮಿಸಿಕೆ ಕ್ರಾರ್ಥಿಕ ಕ್ರಾರ್ಥಿಕ ಕ್ರಮಿಸಿಕೆ ಕ್ರಿಸ್ ಕ್ರಾರ್ಥಿಕ ಕ್ರಿಸ್ ಕ್ಟಿಸ್ ಕ್ರಿಸ್ ಕ್ರಿಸ್ ಕ್ರಿಸ್ ಕ್ರಿಸ್ ಕ್ರಿಸ್ ಕ್ಟಿಸ್ ಕ್ಟಿಸ್ ಕ್ಟಿಸ್ ಕ್ಟಿ</u>



# UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

FIRST NAMED INVENTOR ATTORNEY DOCKET NO. FILING DATE APPLICATION NO. P043D2C3C FARMWALD М 09/492.982 01/27/00 PAMINER MMC2/0522 NEIL A STEINBERG ESQ RAMBUS INC 4440 EL CAMINO REAL LOS ALTOS CA 94022 NGUYEN ART UNIT 2818 DATE MAILED: 05/22/01

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

		Application	No.		· Applicant(s)			
	09/492,982	!		FARMWALD ET AL.				
	Examiner			Art Unit				
	Ten T. Ng			2818	·			
	The MAILING DATE of this communication appear	ears on the c	over s	heet with the c	orrespondence ac	idress ~		
Period fo		VIC CET TO	- EVD	DE 2 MONTH	ĨŜĨ EROM."			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.138 (a). In no event, however, may e reply be timely filed after 31% (i) MONTH'S from the making date of this communication.  - If the period for reply is specified above to less than thirty (30) days, a reply within the statisticy printing market and thing (30) days vall be consistered timely.  - If NO period for reply is specified above, the maximum statisticy period will apply and will expire 31% (5) MONTHS from the making date of this communication.  - Pallive to teply which the set or excluded period for reply will, by statistic, cause the application to become ABANDONED (35 U.S.C.§ 133)  - Any reply received by the Office later than three months after the moliting date of this communication, even if timely field, may reduce any seamed patient term edjustment. See 37 CFR 1.704(b).								
1)[2]	Responsive to communication(s) filed on 27	<u> April 2001</u> .						
2a)	11113 200011 10 1 11111 121	his action is						
3)□	Since this application is in condition for allow closed in accordance with the practice under	Ex parte Qu	for for	mal matters. p 1935 C.D. 11.	prosecution as to 453 O.G. 213.	lhe merils is		
Disposit	on of Claims							
4)⊠	Claim(s) 151-174 and 178-186 is/are pending							
	4a) Of the above claim(s) 1-150 and 175 is/are	withdrawn	Irom c	onsideration.				
	Claim(s) is/are allowed.							
6)⊠	Claim(s) 151-174 and 176-186 is/are rejected	•						
מע	Claim(s) is/are objected to.					·		
8)□	Claims are subject to restriction and/o	or election re	quiren	nent.				
Applicati	on Papers			,	•			
9)□	The specification is objected to by the Examin	ner,		4 13.5				
=3(0)⊡	The drawing (s) filed on Is/are objected	to by the Ex	อักนักอ	r.				
1100	The proposed drawing correction filed on	_ is: a)[] (	approv	ved b) disap	proved.			
12)	The oath or declaration is objected to by the E	xaminer.						
Priority (	ınder 35 U.S.C. § 119							
- 13)□	Acknowledgment is made of a dalm for foreig	n priority un	der 35	U.S.C. § 119(	a)-(d) or (f).			
a)	☐ All b)☐ Some * c)☐ None of:							
	1. Certified copies of the priority document	ts havé beer	recel	ved.				
1	2. Certified copies of the priority document	ts have beer	recel	ved in Applica	lion No			
ĺ	3. Copies of the certified copies of the price				ed in this Nation	al Stage		
. • s	application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified coples not received							
14)	14) Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).							
Attachmen	i(s)			<i>.</i>				
15) D NO	oe of References Cited (PTC-892) ce of Orafisperson's Paleni Drawing Review (PTC-948) mation Obciosure Stalement(s) (PTC-1449) Paper No(s)	17-19.21 .	18) [] 19) [] 20) []		ary (PTO-413) Paper al Patent Application (			
U.S. Parent and Y	Indument Color							

Application/Control Number: 09/492,982 Ad Unit: 2818

- The following action is in response to the amendment filed by Applicants on April 27, 2001.
- Claim 151-174 and 176-177 are pending.
   New claims 178-186 have been added.
- The Information Disclosure Statements submitted by Applicants on February 12, 2001, March 12, 2001, April 27, 2001 and May 10, 2001 have been received and fully considered.
- 4. Claims 151-174 and 176-186 are rejected under 35 U.S.C. 112. first paragraph, as containing subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Applicants failed to provide an adequate written description of how the memory controller provides the block size information to the memory device. The Examiner was unable to find the support for the memory controller in the specification.
- 5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 151-153, 156, 159-162, 166-167, 171-172, 174, 178, 180, 182-184, 186, as best understood, are rejected under 35 U.S.C. 102(b) as being anticipated by Laid
 Open Patent Application Sho 60-55459 (hereinafter JP '459).

JP '459 disclosed in figures 4-5 a memory control device [2] for controlling the

Page 3

Application/Control Number: 09/492,982 Art Unit: 2818

block data transfer to and from memory [1]. In page 6, JP ]459 disclosed a method for write access wherein a function signal [231] and data [233] from the access origin are set in a function register [209] and a write data register [207]. If block data transfer control circuit [206] decodes the contents of function register [209] and detects that it is a write request for the transfer origin address, the content of write data register [207] are set in transfer destination address counter [202], and response [230] is transferred to the access origin (page 6, lines 34-38). JP '459 further disclosed as the memory function signal [241] is made the write mode, and the contents of transfer destination address counter [203] are output as memory address signal [242], memory data [243] is transferred to and stored at the transfer destination memory area (page 7, lines 32-34).

7. Claims 154-155, 157-158, 163-165, 168-170, 173, 176-177, 179, 181, 185 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tan T. Nguyen whose telephone number is (703) 308-1298. The examiner can normally be reached on Monday to Friday from 08:00 AM to 04:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms, can be reached on (703) 308-4910. The fax phone number for the organization where this application or proceeding is assigned is (703) 308-7724.

Application/Control Number: 09/492,982 Art Unit: 2818 Page 4

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Tan T. Nguyen Primary Examiner Art Unit 2818

#23 Mesponse Sufattace Openy 6/0/01

Ty

# FACSIMILE COVER SHEET

DATE:

June 1, 2001

TO:

Examiner: T. Nguyen

FAX NUMBER:

(703)-308-7724

HAY CUPY RECEIVED

HIS 1 2001

NO. OF PAGES:

. - - 15 including this cover sheet प्राथम प्राथम

### OFFICIAL FILING

The attached:

RESPONSE TO OFFICE ACTION (14 pages)

is/are being facsimile transmitted to the United States Patent and Trademark Office (703) 308-7724 on June 1, 2001 in the above-referenced application.

Respectfully submitted,

Joe G. Moniz Rambus Inc.

Phone: 650-947-5336 Fax: 650-947-5001

. SOPE HECEIVE my 13 1 2001 CHAPTER AND LANGERY

and Trademark Office.
Fax No. (703)201-7774 June 1/01

In the Application of: FARMWALD et al. Art Unit: 2818 Serial No: 09/492,982 Filed: JANUARY 27, 2000 Before Examiner: T. Nguyen. Title: METHOD OF OPERATING A MEMORY I hereby certify that this correspondence is being faculmile transmitted to the United States Parent and Trademark Office. DEVICE HAVING A VARIABLE DATA

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

Assistant Commissioner for Patents Washington, DC 20231

INPUT LENGTH

BOX: NO FEE

## RESPONSE TO OFFICE ACTION

Dear Sir:

The state of the same

In the Office Action mailed May 22, 2001, claims 151-174 and 176-186 have been rejected under 35 U.S.C. \$112, first paragraph as containing subject matter not described in the specification in such away as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Furthermore, claims 151-153, 156, 159-162, 166-167, 171-172, 174, 178, 180, 182-184, and 186 have been rejected as being anticipated by Japanese Laid-Open Patent Application No. 60-55459 (hereinafter "the '459 Application"). Each rejection is addressed separately below. Rejection - 35 U.S.C. § 112, first paragraph:

Claims 151-174 and 176-186 have been rejected under 35 U.S.C. 5112, first paragraph, in that Applicants failed to provide an adequate written description of how the memory controller provides block size information to the memory device. Applicants respectfully disagree.

The specification of the above-referenced application describes a method of controlling a memory device by a memory controller. (See, for example, page 13, lines 13-17). In one embodiment, this method of controlling includes providing block size information to the memory device wherein the block size information is representative of an amount of data to be input by the memory device. (See, page 22, lines 7-10 ("The last byte contains ... BlockSize [0:3] ..."); page 27, lines 23-30 (the block size information "specifies the size of the data block transfer"); and page 20, line 23 to page 21, line 1, (the memory device "... accept[s] data from the master (in the case of a write request) in a data block transfer."); in addition, see page 74, lines 1-31).

One type of encoding scheme for the block size is described on page 27, line 24 to page 28, line 11 of the specification. In this regard, the application states:

Blocksize [0:3] specifies the size of the data block transfer. If BlockSize [0] is 0, the remaining bits are the binary representation of the block size (0-7). If BlockSize [0] is 1, then the remaining bits give the block size as a binary power of 2, from 8 to 1024. A zero-length block can be interpreted as a special command, for example,

to refresh a DRAM without returning any data, or to change the DRAM from page mode to normal access mode or vice-versa. (page 27, lines 23-30).

The applications notes, however, that "[p]ersons skilled in the art will recognize that other block size encoding schemes or values can be used." (page 28, lines 13-14).

Thus, Applicants respectfully submit that the application, as filed, provides an adequate written description of how a controller or master controls a memory device, in connection with a write operation, via providing block size information to the memory device.

# Rejection - 35 U.S.C. \$102(b):

The pending rejection under 102(b), in view of the '459 application, is substantively identical to the rejection set forth in the Office Action dated August 1, 2000; wherein the Examiner rejected the then pending claims, under 35 U.S.C. \$102(b), based on the '459 Application. This rejection was addressed in the Amendment dated October 31, 2000. The rejection was believed to be overcome, as demonstrated by the Notice of Allowance mailed November 28, 2000.

It is respectfully submitted that the '459 Application does not anticipate claims 151-153, 156, 159-162, 166-167, 171-172, 174, 178,

<sup>&</sup>lt;sup>1</sup>By way of note, in a telephone interview on November 21, 2000, the Examiner expressed a concern that claim 151 could be interpreted in such a way as to read on the '459 Application. Applicants submitted an Amendment on November 22, 2000 to address the Examiner's concern. A Notice of Allowance was mailed on November 28, 2000.

180, 182-184, and 186. In this regard, memory 1 disclosed in the '459 Application -- unlike the claimed invention -- is not provided nor does it receive information indicating the "number of words to transfer" as required by the claims of the instant application. For example, claim 161 recites in pertinent part:

A method of operation in a synchronous memory device, ...
the method of operation of the memory device comprises:
 receiving first block size information from a memory
controller, wherein the first block size information
represents a first amount of data to be input by the memory
device in response to an operation code;

The memory in the '459 Application does not receive block size information. Rather, memory 1 of the '459 Application responds to the sequentially applied address and control signals from the memory control device 2 in order to store the appropriate number of words.

It is the memory control device 2 of the '459 Application which receives, decodes and stores the information indicating the number of words to be stored in memory 1. The memory control device 2 stores the number of words in a counter, and, based thereon, generates and sequentially applies the appropriate address and control signals necessary to write the words to memory 1. The information indicating

 $<sup>^2{\</sup>rm The}$  discussion below is very similar to the discussion set forth in the October 31, 2000 Amendment.

For the purposes of this discussion, the phrase "number of words to transfer" may be assumed to correspond to "block size information".

the number of words to transfer is <u>not</u> provided to memory 1 (and as such, memory 1 does not receive such information).

# The '459 Application

The '459 Application discloses a system including memory 1, memory control device 2, cache memory 3, a main processing device 4, and an input/output processing device 5. (See Figure 2). The memory 1 is connected to memory control device 2 via memory bus 6. Memory control device 2 and input/output processing device 5 are both connected to bus 7 (See, the '459 Application, page 3 lines 11-16, and Figure 2).

Communication between memory 1 and devices connected to bus 7 is executed via memory control device 2. In this regard, the '459 Application states that "control of reading or writing from memory 1 is performed by memory control device 2 via memory bus 6 memory 1 and 13-14). The memory control device 2 controls memory 1 via a memory interface which includes memory address signal 242, memory data [bus] 243 and memory response signal 240. (See, the '459 Application, page 6, lines 17-21). Address signal 242 and data 243 are employed to transfer address and data, respectively, between memory control device 2 and memory 1. (See, the '459 Application, page 6 lines 18-21 and Figure 6).

In operation, a "number of words to transfer," together with origin and destination addresses, are provided to memory control device 2. (See, e.g., the '459 Application, page 4, lines 36-39). Memory control device 2 increments or decrements source and destination

address counters while maintaining a count of the number of remaining words to be transferred to memory 1. In this regard, the '459 Application, on page 5, lines 21-24 states:

The counter for the remaining number of words to transfer, which is set with number of words to transfer, is decremented each time data is transferred and stored, and when that count value reaches zero, transfer ... ends.

The memory control device 2 of the '459 Application, at all times, maintains the information regarding the number of words to transfer, generates the appropriate control and address signals, and applies the control and address signals which are necessary to transfer the requested number of words to memory 1. (See, the '459 Application, page 7, lines 26-39, and Figure 9). The memory control device 2 receives, decodes and stores, in a counter 203, information indicating the number of words to transfer to memory 1 and, based thereon generates addresse and control signals and sequentially applies those addresses and control signals in order to transfer the indicated number of words from memory 1. The memory control device 2 does not provide information indicating the number of words to transfer to memory 1.

Although the '459 Application does not describe memory 1 in great detail, 4 memory 1 is most likely a standard off-the-shelf memory device or memory module incorporating the same, for example, memory devices

<sup>4</sup> The '459 Application suggests the use of "The latest dynamic RAMS" featuring "Nibble Mode Support" as in "Nikkei Electronics, April 1983." (see page 8, lines 38-39).

like those described in the Kung et al., U.S. Pat. 4,449,207, and Voss, U.S. Pat. 4,646,270. The memory 1 described in the '459 Application does not appear to input or output data synchronously with respect to a clock signal. Instead, control signals such as function signal 241 and memory response signal 240, generated by memory control device 2, are employed to signal the transfer of data between memory 1 and memory control device 2. (See, the '459 Application, Figure 9, and page 7, lines 26-34). The writing of data to memory 1 from memory control device 2 is described on page 7, lines 31-34 as follows:

...after response 240 is acquired, if memory function signal 241 is made the write mode [ ] the contents of transfer destination address counter 203 are output as memory address signal 242, memory data 243 is transferred to and stored at the transfer destination memory area."

The '459 App. Does Not Anticipate Claims 151-153, 156, 159, 178, والمراجع والمساورة والمساو

Claim 151 is directed to a method of controlling a memory device and requires, among other things, providing first block size information to the memory device. The first block size information is representative of a first amount of data to be input by the memory device in response to an operation code.

As mentioned above, information indicating the number of words to be transferred by the memory control device 2 is not provided to memory 1. Instead, memory control device 2 of the '459 Application receives, decodes and stores that information in a counter, and, based thereon,

Page 7

and 180

sequentially generates the address and control signals necessary to write the words to the memory device. In this regard, the system described in the '459 Application is similar to the system described in Jackson, U.S. Pat. 4,315,308<sup>5</sup>. The claims of the parent (i.e., App. Ser. No. 09/252,997, now, U.S. Pat. 6,034,918) of the instant application were initially rejected as being anticipated by Jackson but ultimately found patentable over Jackson.

Importantly, memory 1 of the '459 Application does not receive information indicating the number of words to be transferred. The memory 1 simply responds to the sequentially applied address and control signals provided by memory control device 2.

Thus, for <u>at least</u> these reasons, the '459 Application does not anticipate claim 151 or the claims which depend therefrom.<sup>6</sup>

The '459 App. Does Not Anticipate Claims 161, 162, and 166-167, and 182-184

ساعده فالأنجاء المسيئة للكيشري إيراث

Claim 161 is directed to a method of operation in a memory device, and, like claim 151, requires that the memory device receive first block size information from a memory controller.

Page 8

<sup>&</sup>lt;sup>5</sup> Jackson, U.S. Patent 4,315,308, formed the basis of the 35 U.S.C. \$102(b) rejection made in the parent application (App. Ser. No. 09/252,997, now, U.S. Patent 6,034,918) It was previously noted that the '459 Application is similar in many respects to Jackson.

f It should be noted that claim 152 requires that the memory device inputs the first amount of data synchronously with respect to an external clock signal. The memory disclosed in the '459 Application does not input data in this manner.

For reasons similar to those mentioned above, the memory disclosed in the '459 Application does not receive the information indicating the number of words to be transferred. The memory of the '459 Application simply responds to the sequentially applied address and control signals from the memory control device 2. The memory control device 2 receives, decodes and stores information that indicates the number of words to be transferred to memory 1 in a counter, and, based thereon, generates and sequentially applies the appropriate address and control signals necessary to write the appropriate number of words to memory 1. The information indicating the number of words to be transferred is not provided to memory 1.

Thus, for at least these reasons, the '459 Application does not anticipate claim 161 or the claims which depend therefrom.

# The '459 App. Does Not Anticipate Claims 171-172, 174 and 186

circuit, wherein the integrated circuit includes a dynamic random access memory array. Claim 171 requires, among other things, that the integrated circuit receive block size information. The memory device disclosed in the '459 Application does not receive the information indicating the number of words to transfer. Thus, for at least this reason, the '459 Application does not anticipate claim 171 or its dependent claims.

Page 9

Information Disclosure Statement

Applicants submit concurrently herewith an Information Disclosure Statement (IDS) and accompanying Form PTO-1449, identifying two (2) references, namely U.S. Patent 5,034,964 and Japanese Patent Application No. S62-51509, that were both identified in previous IDS submissions, but were not clearly noted (by way of, for example, the Examiner's initials) by the Examiner as being formally considered. For the convenience of the Examiner, a copy of the Form PTO-1449 identifying each reference is attached. It is respectfully requested that the Examiner make his consideration of these references clearly and formally of record with the next Action.

#### CONCLUSION

Applicants request entry of the foregoing Amendment. Applicants submit that all of the claims present patentable subject matter. Accordingly, allowance of all of the claims is respectfully requested.

It is noted that should a telephone interview expedite the prosecution in any way, the Examiner is invited to contact Neil Steinberg at 650-947-5325.

Respectfully submitted,

Neil A. Steinberg Reg. No. 34,735

650-947-5325

Page 10

818 C



THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

Group Art Unit: 2818

Before

Examiner: T. Nguyen

Heair

#### INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicants submit concurrently herewith an Information Disclosure Statement (IDS) citation Form PTO-1449, listing 2 (two) references, namely U.S. Patent 5,034,964 (hereinafter the '964) and Japanese Patent Application No. 562-51509 (hereinafter the '509). Both the '964 and '509 have been identified in previous IDS submissions, but not noted (by way of, for example, the Examiner's initials) by the Examiner as being formally considered. For the convenience of the Examiner, a copy of the Form PTO-1449 identifying each reference is attached.

It is respectfully requested that the Examiner make his consideration of these references formally of record with the next Action. The Commissioner is hereby authorized to charge Applicants' Deposit Account No. 50-0998 for any fee required in connection with this submission. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

Neil A. Steinberg Reg. No. 34,735 650-947-5325

THE TOTAL STATES SUIT.

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Piled: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY
DEVICE HAVING A VARIABLE DATA
INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

Group Art Unit: 2816

Before

Examiner: T. Nguyen

I hereby earlify that this correspondence is being deposited with the United States Pearts I Service as fart tests and with sufficient postage in an envicepe addressed to the Commissioner of Patents and Tesdemarks, Weshington, D.C. 2001 ce.

(Name of Person Malling Correspondence

Signature

Date

#### INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicants submit concurrently herewith an Information Disclosure Statement (IDS) citation Form PTO-1449, listing 2 (two) references, namely U.S. Patent 5,034,964 (hereinafter the '964) and Japanese Patent application No. 562-51509 (hereinafter the '509). Both the '964 and '509 have been identified in previous IDS submissions, but not noted (by way of, for example, the Examiner's initials) by the Examiner as being formally considered. For the convenience of the Examiner, a copy of the Form PTO-1449 identifying each reference is attached.

It is respectfully requested that the Examiner make his consideration of these references formally of record with the next Action. The Commissioner is hereby authorized to charge Applicants' Deposit Account No. 50-0998 for any fee required in connection with this submission. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

ate: May 31 5-01

Neil A. Steinberg Reg. No. 34,735

650-947-5325

7 T O [7]

CUBRAN

CRINTISONT DISS EVY RPD RAL BOOK

PTO-LAN (Modified)			ATTY, DOCKET NO. P043D2C3C	SERIAL	SERIAL NUMBER 09/492,982		
U.S. DEP	ARTMENT OF CO AND TRADEMAR	MMERCE K OFFICE	APPLICANT(S) FARMW	ALD ET AL			
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			FILING DATE JANUARY 27, 2000  GROUP ART UNIT 2818				
			U.S. PATENT DOCUMENTS				
XAMINER INITIALS	DOCUMENT	DATE	NAME	CLASS	SUB CLASS	FILINO DATE	
INT.	5,034,964	Jul. 23, 1991	Khan et al.	375	242	<del> </del>	
		-	-	+	<del> </del>	<del></del>	
		<del> </del>		<u> </u>			
						<u> </u>	
	<u></u>		FOREIGN PATENT DOCUMENTS				
XAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION	
IN:T	62-51509	Mar. 6, 1987	Japan			YES	
i			<del> </del>	+			
	0	TRER DOCUME	ITS (Including Author, Title, Date, Per	tinent Pages, I	Etc.)		
	·						
						<del></del>	

Japan Putent Office (JP)

(11)

Patent Application Disclosure
Unexamined Patent Application Publication (A) \$63-217452 (12)

(51) Im. Cl.4	Identification No.	File No.	
G 06 F 12/16	316	A-7737-5B	
G 11 C 7/00	313	7341-5B	
11/34	371	A-8522-5B	
29/00	303	H-7737-5B	

(43) Disclosure Date: September 9, 1988

No examination requested

Number of inventions: 1 (Total of 8 pages)

- (54) Name of Invention: Method for Setting Memory Access Timing
  - (21) Patent Application S62-51509
  - Application Date: March 6, 1987
- (72) Inventor:

Takashi Saito

Missubishi Electric Company, Ltd., Computer Manufacturing

**Facilities** 

325 Uemachiya, Kamakura City, Kanagawa Prefecture Mitsubishi Electric Company, Ltd.

(71) Applicant:

2-2-3 Marunouchi, Chiyoda-ku, Tokyo

Masao Olwa, Patent Attorney, and two others

# Details

Name of Invention

Method for Setting Memory Access Timing

Patent Claims

A method for setting memory access timing in a logical circuit that accesses memory, characterized by the provision of a register for which a variety of values can be set by a program, by repetitively having the value set in said register be changed sequentially by the program and performing test writes to the memory and test reads from the memory where the data that is written is compared to the data that is read, by setting to the register the setting that was in effect when the results of the comparison matched, and by accessing the memory based on said setting.

FDCR185559

#### Detailed Explanation of the Invention

#### [Area of Application in Industry]

This invention pertains to a method for setting the memory access timing in order to set the access timing for random access memory (hereinafter abbreviated "RAM") that is equipped in, for example, data processing devices.

#### [Prior Art]

Figure 6 shows a block diagram of the logic circuits that use the conventional memory access timing set method. In the figure, 1 is RAM (using the example where a dynamic RAM is used), 2 is an address multiplexer. 3 is a multiplexer address bus connecting the RAM 1 with the address multiplexer 2, 4 is an address bus connected to the address multiplexer 2, 5 is a data bus connected to the RAM 1, and 6 is a memory control ring. In addition, 7 is a flipflop for generating the row address select signal (RAS signal), hereinafter abhreviated "RAS flipflop," 8 is a flipflop for generating the column address select signal (CAS signal), hereinafter abhreviated "CAS flipflop," 9 is a flipflop for generating the column select signal (COLS signal), hereinafter abbreviated "COLS flipflop," 10 is an AND gate, 11, 12, and 13 are OR gates, 14, 15, and 16 are NOR gates, and 17, 18, 19, and 20 are jumper lines for selecting the output from the memory control ring 6 that is to be used. Additionally, for simplicity in the explanation, the logic circuits for refreshing the RAM 1 are not shown.

The operation of this method is described below. In this explanation, "1" indicates either the active level or the high logic level, while "0" indicates the inactive level or the low logic level. The memory control ring 6 is enabled and placed in an operational state when the memory access mode signal of line £1 goes to "1." and, synchronized to the master clock on line £2, the outputs T0, T1,..., Tk..., T1,..., Tm..., Tn,..., Te-1, Te are sequentially set to "1" in the state transitions. When the memory access mode signal is "0," all outputs T0 to Te from the memory control ring 6 go to "0." The respective flipflops 7, 8, and 9 each output their lesshed signals from the output terminal to acch, and output the inverse of the lawhed signal on output terminal to of each. The RAS signal, CAS signal, and WE signal applied, respectively, to the RAS, CAS, and WE terminals of RAM 1 are each active at "1." In addition, in this conventional example, jumper lines 17, 18, 19, and 20 are set by hand, selecting, respectively, outputs Tk, Tl, Tm, and Tn of the memory control ring 6.

Below will be explained an example of an operation to write to the RAM!, referencing the timing chart shown in Figure 4. When the memory access commences, both the memory access mode signal on Line L1 and the write mode signal on Line 3 both go to "1." At this time, the address is applied to the address bus 4, the row address is selected by the address multiplexer 2 and is output on the multiplexed address bus 3. At this time the write data is applied to data bus 5.

HXX185560

. In this way, the row address and write data are applied, and, as described above, the memory access mode signal of line L1 is at "1," so the memory control ring 6 commences operations, and there are state transitions so that outputs TO. T1, ... Tk sequentially go to "1." When Tk goes to "1." the "1" output Tk is applied to terminal D of the RAS flipflop 7 through the jumper line 17 and OR gate 11, and when output Tk + 1 of memory control ring 6 goes to "1," the RAS signal that is output from output terminal 1 of the RAS flipflop 7 goes to "1." In addition, at this time the inverted signal that is output from the output terminal 0 of the RAS flipflop 7 goes to "0," causing the output of the NOR gate 14 to go to "1," and the output of the OR gate 11 to go to "1," causing the output of the RAS flipflop 7, or in other words the RAS signal, to be held at "1" even if the memory control ring 6 status advances. When the "I" output of the memory control ring 6 transitions from TI to TI + 1, the same operation as described above causes the COLS signal, which is the output of the COLS flipflop 9, to be held at "1." This COLS signal causes the address multiplexer 2 to output the column address to the multiplexed address bus 3, and the output of the AND gate 10, or in other words the WE signal that is applied to the RAM 1 terminal WE, goes to "1," placing RAM 1 in write mode. When the "I" output of the memory control ring 6 transitions from Tm to Tm + 1, a operation similar to what was described above causes the output of the CAS flipflop 8, or in other words the CAS signal, to be held at "1." As described above, the RAS signal, the CAS signal, the WE signal, and the COLS signal all go to "1," putting all conditions in place to write to the RAM 1; hence the data write operation is performed, the status of the memory control ring 6 advances, and the write operation is concluded at the point in time where the output Ta - 1 goes to "1." When the output Ta of the memory control ring 6, or in other words the memory access complete signal on line 4, goes to "1" followed by the output Tn + 1 going to "1," the memory access mode signal on line L1 and the write mode signal on line L3 both go to "0," causing the outputs of the NOR gates 14, 15, and 16, along with the outputs of the OR gates 11, 12, and 13 to go to "0"; consequently, the RAS signal, the CAS signal, and the COLS signal all go to "0," completing the operation for writing to the RAM 1. Note that TW shown in Figure 4 is the period over which the write mode conditions are fulfilled by the control signals to the RAM I (i.e., the memory access mode signal, the write mode signal, the RAS signal, the COLS signal, the CAS signal, and the WE

On the other hand, in the operations to read from the RAM 1, as shown in Figure 5, the virite mode signal and the WE signal go to "0," and at the point in time when the output Tn - 1 of the memory control ring 6 ceases to output "1," or in other words, at the point in time when the output Tn goes to "1," the output data that is read from the RAM 1 is assumed to be set, and with the output Tn, the data on the data bus 5 is accepted. At this time, when, in operations similar to the write operations described above the output Tn + 1 of the memory control ring 6 is to go to "1," all control signals become inactive and the operations to read from the

EDCR185561

RAM 1 are terminated. Note that the TR shown in Figure 5 is the period of time over which the control signals to the RAM 1 fulfill the read mode conditions.

#### [Problems Solved by this Invention]

In the conventional method for setting the memory access timing, the part that sets the RAM access timing is set by jumper lines, and thus it requires a manual intervention to set the jumper lines. Additionally, generally RAMs have a variety of different access times, and when the type of RAM that is used is changed it is necessary to change the settings of the jumpers in order to change the access timing, and, as a result, the RAM cannot be accessed correctly if the setting is incorrect or there may also be the problem that, even if RAM that can operate at high speeds is used, the actual performance of the RAM will not be good if the access timing used is for low speed RAM.

This invention was created in order to solve the types of problems described above, and its objective is to provide a method of setting the memory access timing that automatically sets the access timing without any manual intervention, making it possible to exploit the full capabilities of the RAM and to improve reliability.

# [Method by Which the Problems are Solved]

The method of senting the memory access timing in this invention is characterized by the logic circuits that access the memory (RAM 1) being equipped with registers 21, 22, 23, and 24 that can be set to a variety of values by a program, where the values that are set to these registers 21, 22, 23, and 24 are repetitively changed sequentially by the program at which time test data is written to and read from the memory (RAM 1) and comparisons are made between the write data and the read data where the values that were set when the results of the comparison indicates a match are set to registers 21, 22, 23, and 24, so that the access to the memory (RAM 1) is performed based on these settings.

## (Operation)

Anna - Time

The registers 21, 22, 23, and 24 in this invention are set to any given value, by the program, and the memory (RAM1) is recessed based on the various settings that have been set, at which time test data is written to the memory and read from the memory. The data written as this test data, and the data that is read, are compared to each other for each of the access operations that are based on the respective settings, and when the data that is written to the memory (RAM 1) matches the data that is read from the memory, than the settings are set as the final settings in the registers 21, 22, 23, and 24, and after that time the access timing is determined based on these final settings and the memory (RAM 1) is accessed with that access timing when the specific data write and data read operations are performed.

EXR185562 EXR905\_066524

# (Example of Embodiment)

An Example of Embodiment of this invention is explained below based on the figures. Figure 1 is a block diagram of logic circuits that use the method for setting the memory access timing in this Embodiment of the invention. In Figure 1 the same symbols are used as corresponding to the structural elements shown in Figure 6, so the explanations are omitted here. In Figure 1, 21 is the register for determining the timing with which the RAS signal is produced (hereinafter termed the "RAS register"), 22 is the register for determining the timing with which the COLS signal is produced (hereinafter termed the "COLS register"), 23 is the register for determining the timing with which the CAS signal is produced (hereinafter termed the "CAS register"), 24 is the register for determining the timing with which the memory access complete signal will be produced (hereinafter termed the "CPLT register"), 25, 26, 27, and 28 are the selectors that select one output from output T0 to Te of the e + 1 registers in memory control ring 6.

Next the operation will be explained. Let us assume that there are five different types of RAM that can be obtained, and, the access timing on these types of RAM, from fastest to slowest, are RAM<sub>1</sub>, RAM<sub>2</sub>, RAM<sub>3</sub> RAM<sub>4</sub>, and RAM<sub>5</sub>. The respective RAMs can be accessed correctly by outputting the RAS signals, COLS signals, CAS signals, and memory access complete signals shown in the timing diagram of Figure 2. The explanation described below considers the operations when RAM<sub>2</sub> is installed.

The table has the settings for the RAS register 21, the COLS register 22, the CAS register 23, and the CPLT register 24, or in other words, the settings for k1 to k5. 11 to 15, m1 to m5, and n1 to n5 in Figure 2, are stored as a table. This program executes the flow chart shown in Figure 3. In other words, the program is executed (Step S1), the pointer indicates RAM; (Step S2), the information indicated by the pointer (in this case, the settings k1 corresponding to RAM; shown in Figure 2) are loaded into RAS register 21 (Step S3), the pointer is then incremented (Step S4), the information indicated by the pointer (in this case, the setting II corresponding to RAM() is loaded into the COLS register 22 (Step 83), the pointer is incremented (Step S6), the information indicated by the pointer (in this case, the setting m1 corresponding to RAM1) is loaded into the CAS register 23 (Step S7), the pointer is incremented (Step S8), the information indicated by the pointer (in this case the setting a) corresponding to RAM<sub>1</sub>) is loaded into the CPLT register 24 (Step S9), the pointer is incremented (Step S10), the test data is written into the RAM, (because in this case it is RAM, that is installed) (Step SII), and the write operation is performed with the timing shown in Figure 4. Then the data is read from the RAM2 with the timing shown in Figure 5 (Step \$12), and the data that was read is compared to the data that was written (\$tep \$13). In this case, the settings are the settings kl, 11, ml, and nl that correspond to RAMs. These settings do not match the timing for the control signals (the RAS signal, the COLS signal, the CAS signal, and the memory access complete signal) for RAM2, so the comparison in Step 13 of the data that was read and the data that

FDKR 105563

RR905\_066525

was written does not indicate a match with this timing. As a result, the program continues to Step S14, and a check is made for a pointer error. If there is an error then an error report is made (Step S15), and if there is no error, then the program returns to Step S3.

The information indicated by the pointer when the program returns to Step S3 is the setting k2 that corresponds to the RAM<sub>2</sub> that is installed, and this setting k2 is loaded into the RAS register 21. After that, the same process that is described above is performed (Steps S4 through S10) and the setting 12 is loaded into the COLS register 22, the setting m2 is loaded into the CAS register 23, the setting m2 is loaded into the CAS register 23, the setting m2 is loaded into the CAS register 23, the setting m2 is loaded into the CAS register 23, the setting m2 is loaded into the CAS register 24, the test data is written to the RAM<sub>1</sub> (Step S11) the data is read from the RAM<sub>2</sub> (Step S12), and the data that was written is compared to the data that was read (Step 13). In this case, the RAM access timing is set so that, when the operations for writing and reading the specified data are performed, the settings k2, 12, m2, and n2 correspond to RAM<sub>1</sub>, and thus RAM<sub>2</sub> is accessed with the appropriate timing and the data that was read matches the data that was written so the program continues to Step 16 and the settings k2, g2, m2, and n2 are set into registers 21, 22, 23, and 24 as the final settings, and selectors 25, 26, 27, and 28 cause the RAS signal to be "1" when the output Tk2 + 1 of the memory control ring 6 is "1." the COLS signal to be "1" when the output Tm2 + 1 is "1," and the memory access complete signal to be "1" when the output Tm2 is "1." In addition, when the output Tn2 + 1 is "1" the RAS signal, the COLS signal, the CAS signal and the memory access complete signal all go to "0."

While the explanation of the flow chart was based on the assumption that RAM 2 was installed, if RAM<sub>1</sub>, RAM<sub>2</sub>, RAM<sub>4</sub>, or RAM<sub>3</sub> were installed instead, the processes in Steps 3 through 13 would be performed once, three times, four times, or five times, respectively, to set the access timing.

Because in the Example of Embodiment described above, it is possible to change the access timing using a program, it is easy to perform RAM access timing margin tests. In addition, although the timing will be that for the type of RAM with the slowest access time, even if a mixture of RAMs with different access time? The test of the logic conductive of RAMs with different access time? The test of the logic conductive of RAMs with different access time? The test of the conductive of the RAM is different on different card units or bank units, the timing can be performed to match the capability of the RAM, making it possible to prevent any impediments to performance by mixing types of RAM. Additionally, in the program that determines the settings, it is possible to set the access timing that is optimized for the RAM that is installed and that is able to fully exploit the capabilities of the RAM through selecting the optimal values through changing the settings in even finer increments, rather than determining the settings in such a way as to compensate for the minor timing differences between the various RAM manufacturing locations. If in the program access timing setting checks are

Bather the Continues a committee of

FDCR185564

103.905\_066526

performed for all addresses of all RAM, then it is possible to identify the RAM that has arrors even if different types of RAM (with different access times) are

Furthermore, in the Example of Embodiment described above, dynamic RAM was used as the example, when static RAM is used then the chip select (CS) signal and the output enable (OE) signal can be controlled instead of the RAS signal and the CAS signal. Although in the Example of Embodiment above a memory control ring was used to control the RAM access timing, the method of this invention can also be performed by establishing for each signal to be controlled by the program a combination of a counter into which data can be loaded and a register that sets the value that is loaded into the counter as the initial value.

#### (Effects of the Invention)

Using the invention described above, it is possible to set the memory access timing automatically without a manual intervention because a register is provided wherein a variety of different values can be set by the program where the values that are set into this register are repetitively changed sequentially, test data is written to the memory and then read from the memory, and the data that was written is compared to the data that is read and the values that were set when the results of the comparison indicate a match are set to the register so that the memory is accessed based on those settings, it is able to prevent any disruptions to memory performance or situations where access cannot be performed normally due to incorrect settings in the access timing, making it possible to fully exploit the capabilities of the memory, and thus possible to obtain the effect of increased reliability; in addition, it is no longer necessary to have a manual intervention in order to set the access timing using jumper lines as it has been conventionally, thus making it possible to reduce operating test expenses and reduce labor expenses, and making it possible to provide data processing equipment less expensively.

## Simple Explanation of Figures

Figure 1 is a block diagram of the logic circuits that use the method for setting the memory access timing in the Example of Embodiment of this invention.

Figure 2 is a timing diagram showing the relationship between the settings and the access timing in this Example of Embodiment. Figure 3 is a flow chart used for explaining the operation of the Example of

Figure 4 is a timing chart for explaining a conventional example and explaining the operations for writing to the RAM in the Example of Embodiment thereof. Figure 5 is a timing chart for explaining the conventional example and for explaining the operations for reading from the RAM in an example thereof. Figure 6 is a block diagram of the logic circuits that use the conventional method of setting the memory access timing.

FOCR 185565

```
1: RANI (memory)
2: Address enultiplexer
6: Memory control ring
7: RAS flipflop
8: CAS flipflop
9: COLS flipflop
10: AND gate
11. 12. 13: OR gates
14. 15. 16: NOR gates
21: RAS register
22: COLS register
22: CAS register
24: CPLT register
25, 26, 27, 28: Selectors
```

# Representative: Masso Oiwa, and two others

Figure	1 .
נות	Memory access mode signal
[L2]	Fundamental clock
[ମ	Memory control ring
[21]	Register
[25]	Selector
[22]	Register
[26]	Selector ·
[23]	Regimer
[27]	Selector
[24]	Register
[28]	Selector
[L4]	Memory access complete signal
[Unde	
	CAS signal
[2]	Address multiplexer
	e 10) COLS signal
[LJ]	Write mode signal

Figure 2
[INSERT TABLE]

Type of RAM	RAS signal timing	COLS signal timing	CAS signal timing	Memor y access comple to signal timing	generativ	for the reg	ng	
	<u>i</u>		L	l	Registe	Registe	Registe	Registe

EXCR185566

] r 21 i r 22 (see source for linglish) Figure 3 S1 S S2 S Start
Set pointer = PRAM 1
Load the information indicated by the pointer into the RAS register \$3 \$4 Pointer = pointer + 1 **S**5 Load the information indicated by the pointer into the COLS register Pointer = pointer + 1
Load the information indicated by the pointer into the CAS register **S6 S7** Pointer = pointer + I
Load the information indicated by the pointer into the CPLT register 58 Pointer = pointer + 1
Write test data to the RAM 310 511 512 Read test data from the RAM Compare the read data to the write data
Is there a pointer error?

Error report

Settings complete S13 S14 S15 \$16 Figure 4 Fundamental clock Memory access mode signal Write mode signal TO TI Tk Te Tm Tm
Tn (Memory access complete signal)
RAS signal
COLS signal
CAS signal
WE signal Pigure 5 Fundamental clock Memory access mode signal Memory access mo
Write mode signal
TO
TI
Tk
Te
Tm

Tn (Memory access complete signal)

RJCR185567

RAS signal COLS signal CAS signal WE signal

Figure 6

[L1] Memory access mode signal

[L2] Fundamental clock

[6] Memory control ring

[L4] Memory access complete signal

[Under L4] FAS signal

CAS signal

WE signal

[2] Address multiplexer

[Above 10] COLS signal

[L3] Write mode signal

BOCR185568

HDR905\_066530 ·



PLING DATE

APPLICATION HUMBER

#### UNITED STATES DEPARTMENT OF COMMEN United Blotes Patient and Trademark Office \*\* Address COMMISSIONER OF PATENTS AND TRADEMARYS, Westington, D.C. 20231

09/492,982 01/27/00 FARMWALD P043D2C3C EXAMBITER MM41/0716 NEIL A STEINBERG ESQ RAMBUS INC 4440 EL CAMINO REAL 25 LOS ALTOS CA 94022 07/16/01 COMMISSIONER OF PATENTS AND TRADEMARKS **NOTICE OF ALLOWABILITY** III claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or proviously mailed), a Notice of Allowance and Issue Fee Due or other appropriate communication will be mailed in due occurre. THS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1,313 and MPEP 1308 Remark tilal on oblostos The drawings filed on Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). ☐ All ☐ Some\* ☐ None of the: Cartified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No Copies of the certified copies of the priority documents have been received in this national stage application from the International Bureau (PCT Rute 17.2(a)). Certified copies not received: Acknowledgement is made of a citim for domestic priority under 35 U.S.C. § 119(e). Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying with requirements noted below, Falture to timely comply will result in ABANDONMENT of this application. THIS THREE-MONTH PERIOD IS NOT EXTENDABLE FOR SUBMITTING NEW FORMAL DRAWINGS, OR A SUBSTITUTE OATH OR DECLARATION. This three-month period for complying with the REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL is extendable under 37 CFR 1.136(a). Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL APPLICATION, PTO-152, which discloses that the ceth or declaration is deficient. A SUBSTITUTE OATH OR DECLARATION IS REQUIRED. Applicant MUST submit NEW FORMAL DRAWINGS Dipocause the originally filed drawings were declared by captional to be informal. Including changes required by the Notice of Draftperson's Patent Drawing Review, PTO-948, attached hereto or to Pa Including changes required by the proposed drawing correction filed on by the examiner. including changes required by the uttached Examiner's Amendment/Comment or in the Office action of Paper No identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the drawings. O Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL Any reply to this notice should include, in the upper right hand corner, the APPLICATION NUMBER (SERIES CODE/SERIAL NUMBER): applicant has received a Notice of Allowance and issue Fee Due, the ISSUE BATCH NUMBER and DATE of the NOTICE OF ALLOWANCE should also be included. Attachment(s) ☐ Notice of References Cited, PTO-£92 Information Disclosure Statement(s), PTO-1449, Paper No(s). Notice of Draftsperson's Patent Drawing Review, PTO-948 ☐ Notice of Informal Patent Application, PTO-152 TAN T. NGUYEN PRIMARY EXAMINEP ☐ Interview Summary, PTO-413 GROUP 2800 Examiner's Amendment/Comment Examiner's Comment Regarding Requirement for the Deposit of Biological Material ☐ Examiner's Statement of Reasons for Allowance PTOL-37 (Per 11/03

corm PTO 948 (Rev. 03/01) U.S. DEPARTMENT OF COMMERCE - Patent and Trademark Office

492 9 8

# NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW

DRAWINGS. 37 CFR 1.84(a): Acceptable entity petition is granted.  Black ink. Color.  Cotor drawings are not acceptable smill petition is granted.  Fig(a)  Penell, and non black ink not permitted. Fig(a)  Penell, and non black ink not permitted. Fig(a)  Photographs may, gas be mounted. 37 CFR 1.84(a)  Poor quality (ind1-cione). Fig(a)  Poor quality (ind1-cione). Fig(a)  Paper not flexible, strong, white, and durable.  Fig(a)  Paper not flexible, strong, white, and durable.  Fig(a)  Examers, alterations, overwithings, interdinguations, folds, copy machine marks not acceptable (too thin).  Fig(b)  SIZE OF PAPER. 37 CFR 1.84(f): Acceptable sizes:  21.0 cm by 29.7 cm (B 1/2 a 11 inches).  All drawing sheets not the same size.  Sheet(a)  Drawings sheets not an acceptable size. Fig(s)  MARGINS. 37 CFR 1.84(g): Acceptable margine:  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm (Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size  Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size	**SARRANGEMENT OF VIEWS. 37 CFR 1.84(1)  Words do not appear on a horizontal, ich-eo-right fushion when page is either oright for turned so that the top becomes the right side, except for graphs. Fig(s)  SCALE 37 CFR 1.84(s)  Scale no targe enough to show mechanism without crowding when drawing is redocid in size to two-thirds lift in exprediction.  Fig(s)  10. CHARACTER OF LIMES, NUMBERS, & LETTER 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
Fig(s) Scritonal designation should be award with Arabic or Roman numbers. Fig(s)  COMMENTS  EVIEWER  DATE  TTACHMENT TO PAPER NO. 2 S	Surface shading shown are appropriate. Fig(s) Solid black shading and steed for color contrast. Fig(s)  TELEPHOINE NO. 308 (201)

# Attachment for PTO-948 (Rev. 03/01, or earlier) 6/18/01

The below text replaces the pre-printed text under the heading, "Information on How to Effect Drawing Changes," on the back of the PTO-948 (Rev. 03/01, or earlier) form.

# INFORMATION ON HOW TO EFFECT DRAWING CHANGES

#### 1. Correction of Informalities ~ 37 CFR 1.85

New corrected drawings must be filed with the changes incorporated therein. Identifying indicia, if provided, should include the title of the invention, inventor's name, and application number, or docket number (if any) if an application number has not been assigned to the application. If this information is provided, it must be placed on the front of each sheet and centered within the top margin. If corrected drawings are required in a Notice of Allowability (PTOL-37), the new drawings MUST be filed within the THREE MONTH shortened statutory period set for reply in the Notice of Allowability. Extensions of time may NOT be obtained under the provisions of 37 CFR 1.136(a) or (b) for filing the corrected drawings after the mailing of a Notice of Allowability. The drawings should be filed as a separate paper with a transmittal letter addressed to the Official Eraftsperson.

# 2. Corrections other than Informalities Noted by Draftsperson on form PTO948.

All changes to the drawings, other than informalities noted by the Draftsperson, MUST be made in the same manner as above except that, normally, a highlighted (preferably red ink) sketch of the changes to be incorporated into the new drawings MUST be approved by the examiner before the application will be allowed. No changes will be permitted to be made, other than correction of informalities, unless the examiner has approved the proposed changes.

#### Timing of Corrections

Applicant is required to submit the drawing corrections within the time period set in the attached Office communication. See 37 CFR 1.85(a).

Failure to take corrective action within the set period will result in ABANDONMENT of the application.

06/01/01



UNITED STATE - SEPARTMENT OF COMMERCE Patent and Trademark Office

# NOTICE OF ALLOWANCE AND ISSUE FEE DUE

MM4170716

NEIL A STEINBERG ESG RANDUS INC 4440 EL CAMINO REAL LOS ALTOS CA 94022

APPL	CATION NO.	FILING DATE	TOTAL CLAIMS	EXAMINER AN	GROUP ART UNIT	DATE MALEO
	09/492,98	2 01/27/00	035	NEUYLN, T.	. 2	818 07/16/
First Named Applicant	FARMWAL	0,	, 35 U	SC 154(b) term	ext. " 0	Days.
TLE OF VENTION	METHOD OF	OPERATING A	меиску э-чэ	g Jenyang a ya	icimale data	HAPUT LENGT
ATTYS	DOCKET NO.	CLASS-SUBCLASS	BATCH NO. A	PLN. TYPE SMALL EN	TITY FEE DUE	DATE DUE
?	P049D2C3	rc 365-2	33.000 Ti	1 /011150	00 51380	.00 10/16/

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED.

THE ISSUE FEE MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED.

#### HOW TO RESPOND TO THIS NOTICE:

- Review.the SMALL ENTITY status shown above.
   If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status;
- A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or
- B. If the status is the same, pay the FEE DUE shown above.
- If the SMALL ENTITY is shown as NO:
- A. Pay FEE DUE shown above, or
- B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.
- II. Part B-issue Fee Transmittal should be completed and returned to the Patent and Trademark Office (PTO) with your ISSUE FEE. Even If the ISSUE FEE has already been paid by charge to deposit account, Part B issue Fee Transmittal should be completed and returned. If you are charging the ISSUE FEE to your deposit account, section "4b" of Part B-issue Fee Transmittal should be completed and an extra copy of the form should be submitted.
- III. All communications regarding this application must give application number and batch number. Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PATENT AND TRADEMARK OFFICE COPY

PTOL-85 (REV. 10-96) Approved for use through 08/30/95; (0651-0031)

09/492 980



UNITED STATES DEPARTMENT OF CONVINENCES United States Patent and Traces Office Address COMMISSIONER OF PATENTS AND TRACEMENT WAS FIGURE, D.C. 20231

APPLICATION HUMBER 01 /27/00 FILMO DATE

FIRST HAMED APPLICANT

ATTORNEY BOLDEY 2000

MM41/0807

An claims being allowable, PROSECUTION ON THE MERITS 10-(OR REMAINS) CLOSED in this application. If not included herow

NEIL A STEINBERG ESC RAMBUS INC 4440 EL CAMINO REAL LOS ALTOS CA 94022

אינו בשני לבי שוביל

NOTIVEN POMPLES

2 Xri ther

PAPER NUMBER

08/861

DATE MALLED:

This is a communication from the examiner in charge of this application.

COMMISSIONER OF PATENTS AND TRADEMARKS OF PATENT

NOTICE OF ALLOWARILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdraws initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.	t) from Issue et the
☐ This communication is responsive to	
The allowed stairm(s) to/are 151-17H and 176-186	
The drawings filed on are acceptable as formal drawings.	
Actorowledgement is made of a claim for toreign priority under 35 U.S.C. § 119(a)-(d) or (f).	
□All □Some* □None of the:	
Contified copies of the priority documents have been received.	
Certified copies of the priority documents have been received in Application No.	
<ul> <li>Copies of the certified copies of the priority documents have been received in this national stage ap international Bureau (PCT Rule 17.2(a)).</li> </ul>	plication from the
*Certified copies not received:	
Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).	
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a reply complying below. Feliaire to timely comply will result in ABANDONMENT of this application. This THREE-MONTH PEF FOR SUBMITTING NEW FORMAL DRAWINGS, OR A SUBSTITUTE OATH OR DECLARATION. This times—with the REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL is extendable under 37 CFR 1.1	RIOD IS NOT EXTENDABLE
Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL APPLICATION, PTO-152, who cath or declaration is deficient. A SUBSTITUTE OATH OR DECLARATION IS REQUIRED.	ich discloses that
Applicant MUST submit NEW FORMAL DRAWINGS	
Decause the originally filed drawings were declared by applicant to be informal.  If including changes required by the Notice of Draftperson's Patent Drawing Review, PTO-948, attached h	nereto or to Peper No. £6
☐ including changes required by the proposed drawing correction filed on	-, which has been approved.
$\Box$ including changes required by the attached Examiner's Amendment/Comment or in the Office action of	Paper No.
Identifying Indicia such as the application number (see 37 CFR 1.84(c)) should be written on the dra	wings.
☐ Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL	140
Any reply to this notice should include, in the upper right hand comer, the APPLICATION NUMBER (SERIES applicant has received a Notice of Allowance and Issue Fee Due, the ISSUE BATCH NUMBER and DATE of t ALLOWANCE should also be included.	
Attachment(s)	
Notice of References Cited, PTO-892	med -
Interpretion Disclosure Statement(s), PTO-1448, Paper No(s).	1
Notice of Draftsperson's Patent Drawing Review, PTO-948	
	T. NGUYEN
	RY EXAMINER Oup 2800
Distribute Amondment/Comment	UUT ZEUU
Examiner's Comment Regarding Requirement for the Deposit of Biological Material  Distantiner's Statement of Reasons for Allowance	

U.S. DEPARTMENT OF COMMERCE - Patent and Trademark Office Form PTO 948 (Rev. 03/01) · · · NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW The drawing(a) filed (insert-date) A popored by the Draftsperson under 37 CFR 1.84 or 1.152.

B. Objected to by the Draftsperson under 37 CFR 1.84 or 1.152 for the reasons indicated below. The Examiner will require submission of new, corrected grawings when necessary. Corrected drawing must be sumitted according to the instructions on the back of this notice R. ARRANGEMENT OF VIEWS. 37 CFR 1.84(1) 1. DRAWINGS. 37 CFR 1.84(a): Acceptable categories of drawings: Words do not appear on a horizontal, left-to-right freshion ... when page is either apright or turned so that the top Color drawings are not acceptable entil petiton is granted. es the right side, except for graphs. Fig(s) Fig(s)

Pencil and non black ink not permitted. Fig(s)

PHOTOGRAPHS. 37 OFR 1.84(b) Scale cox large enough to show mechanism without crowding when drawing 9. SCALE 37 CFR 1.84(k) ocale not targe enough to show mechanism without crowding when drawing is reduced in size to two-lifting [2][1] reproduction.

Fig. 10. CHARACTER OF LINES, NUMBERS, & LETTERS:

37 CPS | BAIN 2 PHOTOGRAPHS. 37 CFR 184(b)

1 full-tone set is requilid? Fig(s)

Phosographs may not be mounted. 37 CFR 1.84(c)

Poor quality (half-tone). Fig(s)

1. TYPE OF PAPER: 37 CFR 184(s)

Paper not flexible, strong, while, and durable. tiansmite: 37 CFR 1.84(i) CR 1.84(i)
Lines, numbers & letters not uniformly thick and well
defined, dean, durable, and black (poor time quality).
Fig(s)
211.03 P. Fig(s)

11. SHADING. 37 CFR 1.84(m)

Solid black areas pale. Fig(s)

Solid black ahading not permitted. Fig(s)

Shade lines, pale, rough and bluered. Fig(s)

12. NUMBERS, LETTERS, & REFERENCE CHARLACTERS. Violds, conv machine marks not sompted. Fig(s)

Mylar, velum paper is not secreptable (loo thin). Mylat, very property of the Acceptable sizes:

4. SIZE OF PAPER 137 OF the S4(1); 'Acceptable sizes:

21.0 cm by 29.7 cm (D1N size A4)

21.6 cm by 29.7 cm (8 1/2 a 11 irches)

All drawing sheets not the same size.

Cheer(a)

A ri 11. 37 CFR 1.84(p) Fig(s)\_ English atphabet not used. 37 CFR 1.84(p)(2) :: 1300 UA Figs :: (11118 75: 2017)

Numbers, letters and reference characters must be at least 1 - 1.

J2 cm (1/8 inch) in helpin. 37 CFR 1.84(p) (3710 ,827) (80)

Fig(s)

13. LEAD LINES. 37 CFR 1.84(q) Lead lines cross each other. Fig(s)

Lead lines missing. Fig(s)

14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.84(1) Sheets not numbered consecutively, and in Arable numerals beginning with number 1. Sheet(1)

15. NUMBERING OF VIEWS. 37 CFR 1.84(a) Nomberation of Views, 37 CFR 1.0(b)
 Views not numbered consecutively, and in Arable num
 beginning with number 1. Fig(s)
 CORRECTIONS, 37 CFR 1.84(w) Fig(s) Enlarged view not labeled separetely or properly. Fig(s)\_ Corrections not made from prior PTO-948 7. SECTIONAL VIEWS. 37 CFR 1.84 (b)(3)

Hatching not indicated for sectional purious of an object. dated Fig(s)
Sectional designation should be insted with Arabic or Roman numbers. Fig(s) COMMENTS

*TELEPHONE NO* 

REVIEWER

ATTACHMENT TO PAPER NO.

The second secon

Application of:

IN THE DNITED STATES PATENT AND TRADEMARK OFFICE D (Case No. RA043D2C3C2)

FARMWALD ET AL.

Serial No: Continuation of 09/492,982

Piled: Herewith

MEMORY DEVICE HAVING A VARIABLE

DATA OUTPUT LENGTH (As Amended)

Assistant Commissioner for Patents Washington, DC 20231

REQUEST TO APPROVE DRAWING CHANGES

Dear Sir:

Title:

Attached hereto is new Figure 16. Figure 16 illustrates the internal registers which reside in each device illustrated in Figure 2. This embodiment is described in the specification at page 14, lines 3-21 and page 53 lines 4-21. No new matter has been added.

Applicants seek to amend Figure 10 to more fully reflect the discussion in the specification, specifically, page 55, line 12-16 and page 58 lines 13-23: Also accached to a photocopy of Figure 10 with the proposed changes indicated in red. No new matter has been added.

Applicants respectfully request that the proposed new Figure 16 be approved by the Examiner. Applicants also respectfully request approval of the proposed changes to Figure 10. A new Figure 10 which incorporates the changes is also attached hereto.

Respectfully submitted,

Date: Feb 7

Neil A. Steinberg Reg. No. 34,735 650-947-5325

863 FH PG 0503



# U.S. PATENT OFFICE FILE WRAPPER TABLE OF CONTENTS

PAPER 28 AND PAPER 31 FORMAL DRAWING

Quality Patent Documents
2001 Jefferson Davis Highway
Arlington, VA 22202
Phone: 703-418-2777
Fax: 703-418-4777
www.patentec.com
info@patentec.com

(Note: This PATENTEC-generated page is not a part of the official USPTO record.)

FEB 0.2 2001 5

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C)

the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Group

Art Unit: 2818

29/2005

Before

Examiner: T. Nguyen

Assistant Commissioner for Patents Washington, DC 20231

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, submitted herewith is a modified Form PTO-1449, including a copy of all of the documents listed therein.

The documents listed in the PTO-1449 have been recently identified in a Notice of Opposition filed against European Patent EP 1 004 956 (Hereinafter the "OPPOSITION"). EP 1 004 956 contains claims that are similar to claims in U.S. Patent 6,034,918, the parent of the instant application. A copy of the OPPOSITION is also submitted herewith.

It is respectfully requested that the Examiner make his consideration of these references formally of record with the next Action.

Respectfully submitted,

Date: January 29, 2001

Neil A. Steinberg Reg. No. 34,735 650-947-5325

Page -1-

SERIAL NUMBER 09/492,982 ATTY, DOCKET NO. P043D2C3C PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE APPLICANT(S) FARMWALD ET AL MATION DISCLOSURE STATEMENT BY APPLICANT GROUP ART UNIT FEB 0 2 7001 FILING DATE
JANUARY 27, 2000 TATA TRADENT U.S. PATENT DOCUMENTS FILING DATE SUB CLASS EXAMINER INITIALS DATE NAME DOCUMENT NUMBER 364 Bomba et al 200 08/09/88 4,763,249 TNI 236 Penzel 365 07/19/83 4,394,753 Bajwa 305 233. 4,785,428 11/15/88 365 239 07/14/87 Tam 725 4,680,738 FOREIGN PATENT DOCUMENTS TRANSLATION VERMO DOCUMENT NUMBER SUB EXAMINER INITIAL COUNTRY DATE OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) روسيسيجون شاء NEWSEN 11/08/01 EXAMINER DATE CONSIDERED EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considerable copy of this form with next communication to applicant.



#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. RA043D2C3C)

Group

**Before** 

Examiner: T. Nguyen

Art Unit:

2818

In the Application of:

FARMWALD et al.

Seriai No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Assistant Commissioner for Patents Washington, DC 20231

Certificate of Mailing Under 37 CFR 1.8

I hereby certify that the attached 1) Information Disclosure Statement (2 pages); and 2) A Copy of a Petition under 37 CFR 1.313(b) (5) for Withdrawal From Issue So That Information Can Be Considered in an Information Disclosure Statement (2 pages) is/are being deposited with the United States Postal Service with sufficient postage as first class U.S. mail in an envelope addressed to:

> Assistant Commissioner for Patents Washington, D.C. 20231

On January 2001.

Michiko Sites

(Signature)

(Print Name of Person Signing Certificate)

863 FH PG 0507



### UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF CONDIBECE
United States Patent and Trademark Office
Address: COMMERCE OF PATENTS AND TRADEMARK
Westerna, B.C., 2003

DATE MAILED: 11/23/2001

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONTRINATION NO.

09/492,982 01/21/:000 Michael Ferravald PO43D2CXC 1622

7390 11/21/2001

Neil A Steinberg Esq
Rambus Inc
4440 El Camino Real
Los Altos, CA 94022

ART UNIT FAPER MUMBER

2318

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)



### UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Westington, D.C. 20231

APPLICATION NUMBER PILAG DATE FRAT NAMED APPLICANT ATTORNEY DOCKET NO.

EXAMPLER

ART URIT PAPER MUMBER

30

DATE MAILED:

This is a communication from the exemitur in charge of this application.

COMMISSIONER OF PATENTS AND TRADEMARKS.

## NOTICE OF ALLOWABILITY

HOHOL OF ALLOHABILITY	
All claims being allowable, PROSECUTION ON THE MERITS 46-GOR REMAINS) CLOSED in the previously medied, a Notice of Allowance and issue Fee Due or other appropriate communication. NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.  This communication is responsive to the LOS field on pay 22/2.  The allowed claim(s) is/are 15(-136)	ation will be mailed in due ocurse. THIS at to withdrawal from issue at the
The drawings filed on _02/02/4/ are exceptable as formal drawings	s
Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (t)	
□ All □ Some* □ None of the: □ Certified copies of the priority documents have been received. □ Certified copies of the priority documents have been received in Application No. □ Copies of the certified copies of the priority documents have been received in this na international Bureau (PCT Rufe 17.2(a)).	
*Certified copies not received:	
Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).	
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to file a lobelow. Failure to timely comply will result in ABANDONMENT of this application. THIS THREE FOR SUBMITTING NEW FORMAL DRAWINGS, OR A SUBSTITUTE OATH OR DECLARATION with the REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL is extendable unit	E-MONTH PERIOD IS NOT EXTENDABLE ON. This three-month period for complying
O Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL APPLICATION the cath or declaration is deficient. A SUBSTITUTE OATH OR DECLARATION IS REQUIR	. 250
Applicant Must submit NEW FORWAL DRAWINGS	
Decause the originally filed drawings, were declared by applicant to be informal.	The state of the s
☐ Including changes required by the Notice of Draftperson's Patent Drawing Review, PTO-	948, attached hereto or to Paper No
☐ including changes required by the proposed drawing correction filled on	which has been approved
. $\square$ including changes required by the attached Examiner's Amendment/Comment or in the (	Office action of Paper No
identifying indicts such as the application number (see 37 CFR 1.84(cj) should be writt	ten on the drawings.
☐ Note the attached Examinar's comment regarding REQUIREMENT FOR THE DEPOSIT O	F BIOLOGICAL MATERIAL
Any reply to this notice should include, in the upper right hand comer, the APPLICATION NUM applicant has received a Notice of Allowance and Issue Fee Due, the ISSUE BATCH NUMBER ALLOWANCE should also be included.	
Attachment(s)	
Notice of References Cited, PTO-892	from zurgen
tal mormanor Discount Statement of Pro-1445, Paper Holst.	
Notice of Draftsperson's Paterit Driwing Review, PTO-948	TANK
Notice of Informal Patent Application, PTO-152	TAN T. NGUYEN PRIMARY EXAMINER
therview Summary, PTO-413	GROUP 2800
Examiner's Amendment/Comment  Discontiner's Comment Regarding Requirement for the Deposit of Biological Material	
D Examiner's Statement of Reasons for Allowance	
97 to 91000	

Application/Control Number: 09/492,982 Art Unit: 2818 Page 2

- The Information Disclosure Statement submitted by Applicants on February 2,
   2001 has been received and fully considered.
- The Formal Drawings submitted by Applicant on July 30, 2001 has been received.
- Authorization for this examiner's amendment was given in a telephone interview with Mr. Neil Steinberg on November 9, 2001.
- 4. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

In claim 151, line 6, before the words "wherein the first block size", the words -wherein the memory device is capable of processing the first block size information,--

have been inserted.

In claim 161, line 5, before the words "wherein the first block size ", the words -

wherein the memory device is capable of processing the first block size information,-

have been inserted.

In claim 171, line 5, before the words "wherein the", the words - wherein the

memory device is capable of processing the first block size information have been

inserted.

 Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tan T. Nguyen whose telephone number is (703) 308-

14



Application/Control Number: 09/492,982 Art Unit: 2818 Page 3

1298. The examiner can normally be reached on Monday to Friday from 08:00 AM to 04:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms, can be reached on (703) 308-4910. The fax phone number for the organization where this application or proceeding is assigned is (703) 308-7724.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Tan T. Nguyen Primary Examiner Art Unit 2818 November 09, 2001

1

#310 #38

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. PON3D2C3C)

In the Application of:

FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA
INPUT\_LENGTH

Assistant Commissioner for Patents

Washington, DC 20231

Attn.: Official Draftsperson

Group

Art Unit: 2818

Before

Examiner: T. Nguyen

I hereby certify that this correspondence is being deposited with the United States Traces11 Services go first class and with sufficient portage in an envelope addressed to the Commissioner of Passests and Tradmarks, Washington, D.C. 20231 pp. July 2.5.2.2023.

(Name of Person Mailing Correspondence)

Signature Date

### TRANSMITTAL OF FORMAL DRAWINGS

Dear Sir:

Enclosed herewith is one (1) set of fourteen (14) sheets of formal drawings for filing in the above-referenced patent application. The changes required by Applicants' proposed drawing corrections have been approved by the Examiner and incorporated into the attached formal drawings.—In addition; the changes required as a result of the NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW (Hereinafter "NOTICE") dated July 13, 2001 have been incorporated. A copy of the NOTICE is enclosed herewith.

Applicants respectfully request that the enclosed drawings be accepted as formal drawings in the above-referenced application.

nata. July 25 mil

Respectfully submitted,

Neil A. Steinberg

Reg. No. 34,735 650-947-5325

ij.,


A Office Application No. 09 2

Form PTO 948 (Rev. 03/01)

U.S. DEPARTMENT OF COMMERCE - Palent and Trademark Office


NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW

The drawing(s) filed (insert date) 12/08/00 are:	A Main
# approved by the Draftsperson under 37 CFR 1.84 or 1.152.	
objected to by the Draftsperson under 37 CFR 1.84 or 1.152 to submission of new, corrected drawings when necessary. Corrected draw	or the reasons indicated below. The Examiner will require wing must be aumitted according to the instructions on the back of this no
/ A STANDARD TO	44 91 400 15
DRAWINGS, 37 CFR 1,84(a): Acceptable enlegaries of drawings:	B. ARRANGEMENT OF VIEWS, 37 CFR 1.84(I)
Black ink. Color.  Color drawings are not acceptable until petition is granted.	When page is either opright of turned to that the top
Fig(1)	becomes the right side, except for graphs. Fig(s)
Pencil and non black ink not permitted. Fig(s)  PHOTOGRAPHS. 37 CFR 1.84(b)	SCALE, 37 CFR 1.84(h)  Scale not large enough to show mechanism without
1 full-tone set is required. Fig(s)	crowding when drawing is reduced in size to two-thirds in
Photographs may not be mounted. 37 CFR 1.84(e) Poor quality (half-tone). Fig(s)	reproduction. Fig(s)
TYPE OF PAPER, 37 CFR 1.84(c)	10. CHARACTER OF LINES, NUMBERS, & LETTERS.
Paper not flexible, strong, whit i, and dutable.	, 37 CFR 1.84(i) Lines, numbers & letters not uniformly thick and well
Fig(s)	defined, clean, durable, and black (poor line quality).
folds, copy machine marks not accepted. Fig(s) Mylat, velum paper is not acceptable (too thin).	Fig(s) 11. SHADING. 37 CFR 1.84(m)
Fig(s)	Solid black areas pale. Fig(s)
SIZE OF PAPER. 37 CPR 1.84(f): Acceptable sizes: 21.0 cm by 29.7 cm (DIN size A4)	Solid black shading not permitted. Fig(s)  Shade tines, pale, rough and bturred. Fig(s)
21.6 cm by 27.9 cm (8 1/2 x 11 inches)	12. NUMBERS, LETTERS, & REFERENCE CHARACTERS.
All drawing sheets not the same size.  Sheet(s)	37 CFR 1.84(p)  Numbers and reference characters not plain and legible.
Drawings sheets not an acceptable size. Fig(s)	Fig.(4)
MARGINS. 37 CPR 1.84(g): Acceptable margins:	Figure legends are poor. Fig(a)  Numbers and reference characters not priented in the
Top 2.5 cm Left 2.5cm Right 1.5 cm Bottom 1.0 cm	same direction as the view. 37 CFR 1.84(p)(1)
SIZE: A4 Size Top 2.5 cm Left 2.5 cm Right 1.4 cm Bottom 1.0 cm	Fig(s) English alphabet and used. 37 CFR 1.84(p)(2)
SIZE: 8 1/2 = 11/	Figs
Top (T) Lan (L)	Numbers, letters and reference characters must be at least
VIEWS 17 CFR 1.84(b)	Fig(s)
REMINDER: Specification may require tevision to	Lead lines evess each other. Figts)
correspond to drawing changes. Partial views. 37 CFR 1.84(h)(2)	Lead lines missing. Fig(s)  14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR 1.84(t)
Brackets needed to show figure as one entity.	Sheets not numbered consecutively, and in Arabic numeral
Fig(s)	beginning with number 1. Sheet(s)
Fig(s)	16
Fig(s)	beginning with number 1. Fig(s)  16. CORRECTIONS, 37 CFR 1.8(w)
· · · · · · · · · · · · · · · · · · ·	Corrections not made from prior PTO-948
SECTIONAL VIEWS. 37 CFR 1.84 (h)(3)  Hatching not indicated for sectional portions of an object.	dated
Fig(s)	Surface shading shown not appropriate. Fig(s)
Sectional designation should be noted with Arabic or Roman numbers. Fig(s)	Solid black shading not used for color contrast.  Fig(s)
. 9/4/	-
COMMENTS	·
•	
	2
	<del></del>
<u> </u>	
$A \setminus A$	1 1
	(12h)
REVIEWER DATE	112 10/ TELEPHONE NO. 30% (201
DAIE	TELEPHONE NO., 21/11/20
1/1 0-	<b>!</b>
ALTIACHMENT TO PAPER NO. 25	•



6452863


# 




APPHOVED O.G. FIG.


BY CLASS SUBCLASS

用三四二




APPROVED		
ÐΥ	CLASS	SUBCLASS
DRAFTSMA	-	!






### REJECT (NACK) CONTROL PACKET




# FIG\_5




FIG\_6

	O.G. FIG.	
BY '	CLASS	SUBCLASS
DRAFTSMAN		





APPROVED		
BY	CLASS	SUBCLASS
DRAFTSMAN		1




863 FH PG 0519


APPROVED O.G. FIG.

BY CLASS SUBCLASS

DRAFTSMAN



# TELB\_BA




FIG\_8B

APPROVED O.G. FIG.

EV CLASS SUBCLASS


DELETIMAN



APPROVED O.G. FIG.

BY CLASS SUBCLASS


ORAFISHAN





EY CLASS SUSCLASS


# SAMPLE 83 68 SENSE INPUT INPUT REFERENCE PAD

APPROVED O.G. FIG. - TO INPUT 106 DELAY = To + X/2 DELAY = To + X DELAY = To DELAY LINE 16. FILTER FILTER DC AMP CLOCKED RECEIVER N CLOCKED 正面配 <u>5</u> 3 CLK1 CLK2 EARLY CLOCK 53 LATE CLOCK 54










PERMED J.G. FIG.

BY

CONTRACTOR

# F16\_15



		•	•
1 AM		» . j	_
Complete and soul this form, together with a principal	AT B-IBSUE FEE TRANS LOC BOX ISSUE FEE Assistant Committee		
	Weshington, D.C. 20		
MAKENG EXTRECTIONS The form thought the makeng them though 4 should be completed when appropriate. All turns conse	Embero ISATUE FEE. Blocks 1	Note: The constants of guilling below our or malings of the total Figs Taxastists. This o	by the second for discounts.
Receipt, the Pritorit, advence orders and notification of manuscrient correspondence address as indicated unless corrected below or di- apacifying a new correspondence Eddress; and/or (b) indicating	exted otherwise in Block 1, by (a)	for any other accompanying papers. Each aid:	months of mility
CLEREDIT CORRESPONDENCE ADDRESS (New Laghty nor Hip will by core		I hereby certify that this issue Fee Transmits the United States Postal Berylov with suffici	r to being deposited with
	1141/0716	ment in an envelope addressed to the Box his the date indicated below,	as Fee address above on
NEIL A STEINBERG ESQ RAMBUS INC			
4440 EL CAMINO REAL LOS ALTOS CA 94022		Michiko Sites	December atoms C
1 2		July 25, 2001	
APPLICATION NO PELNO INTE	TOTAL CLASES	EXAMPLES AND GROUP ART UNIT	DATE DOLLD A
09/492,982	035 NGUY	EN, T 2	e16 07/167017.
Applicant FARMWALD	35 USC 15	(b) term ext. = 0	Days:
METHOD OF OPERATING A M	EMORY DEVICE HA	VING A VARIABLE DATA	INPUT LENGT
		·	
ATTYS DOCKET NO. CLASS-SUBCLASS	BATCHINO. APPLIL TYPE	SMALL ENTITY FEE DUE	DATEDLE
3 P043D2C3C 365-23		TILITY NO \$1240	.00 10/16/01 59
Change of correspondence address or Indication of " Fee Address"     Use of PTO turn(s) and Customer Number are recommended, but it	not required. (1) the name:	on the peters have page, but of up to 3 registered patient     Neil A	.Steinberg
Change of correspondence address for Change of Corresponder PTO/SB/122) strached.	member a m	s single firm (having as a gistered attorney or agent) 2 montagree it registered patent	20.04
" Tee Address" Indication (or "Fee Address" Indication form PTO/	S8/47) attached. stronwys tr z	gents. If no meme is fished, no	
*3. ABBOTHER HAME AND PREVIDENCE DATA YO'RE PRINTED ON PLEASE NOTE: Unless an essignee is identified indow, no pusing	to data will account on the patent.	46. The following tiere are enclosed (make chec of Patents and Trademental):	peysive to Commenturer
broketon of eastgree data is only expenditure when an eastgrand the PTO or it being behind or other papers now. Completion of the properties of the properti	him been previously submitted to of this <u>form</u> is NOT a substitue for	D todo F *  D Advista D to a	—
PAMBUS INC.		49. The following less or deficiency in these less DEPOSIT ACCIONIT MUNICER. 50	-0.99A
Cos Altos, California. Placas chaos the appropriate assigned congress a stocated before to	Ø not be privided on the peters)	(ENGLOSE AN EXTRA COPY OF THIS FO	FOLO
individual K corporation or other private group entity		OX. Advance Order - 8 of Copies 5_ C	201es
The CONDESSIONER OF PATENTS AND TRADEMARKS IS INQUISE (Autrofied Bionery) Neil Steinberg Roy. AA	79, 755 (Oste)		
NOTE: The Issue Fee of three be-compiled from stry; no other than the	7-75-01	08/02/2001 TEEDSRLP 00000061 S	V998 09402020
or agent; or the assignme or other party in interest as shown by the rec Trademark Ottos.	ords of the Patient and	02 FC:561 1240.00 CH 15.00 CH	
Burden Neur Statement This form is estimated to take 0.2 hour depending on the needs of the individual case. Any comments on to complete this form should be sent to the Chief Information O	n the amount of time required floor, Petent and Trademark	•	
Office; Washington, D.O. 20231; DO NOT SEND FEES OR CO ADDRESS. SEND FEES NND THIS FORM TO: Box bases Fee Patents, Washington D.C. 20231	MPLETED FORMS TO THIS Assistant Convolusioner for		
Under the Paperwork Reduction Act of 1995, no persons are required information unters it displays a valid CMD control number.	fred to respond to a collection		
TO TO THE V. TO 40) Approved by Lay Mough COLIDIDA. CHIS COLI	RANSMIT THIS FORM WITH	I FEE Patent and Trademark Office, U.S. (	SPARTNERT OF CALL
- NATION	•		



### IN THE UNITED STATES PATENT AND TRADESORK OFFICE (Case No. RAD4SD2CSC)

In the Application of:

TARMWALL ot al.

Group Art Unit:

Bofore Examiner: T. Nguyen

way to the Springer

Sarial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METEOD OF OPERATING A MEHORY DEVICE HAVING A VARIABLE DATA INPUT LENGTH

FAX COPY RECEIVED

JAN 17 2002

Assistant Commissioner for Patents ACC - Mary Spatt HERMOLOGY CENTER 2800

### POWER OF ATTORNEY BY ASSIGNER, REVOCATION OF MIL PORTUGE OF AUTOBURY AND CHRYLYXCATH UNDER 37 CFR 3.73(b)

91r:

The undersigned, being empowered to sign this Power of Attorney, Revocation of All Previous Powers of Attorney and Certificate under 37 CPR 3.73(b) on behalf of Rambus Inc., the assignee of the entire right, title and interest in the abovereferenced application, heraby revokes all prior powers of attorney and hereby appoints Paul M. Anderson Reg. No. 39,896; Paula J. Lagattuta, Reg No. 40,691 and wose G. Moniz, P-50,192, jointly and severally, with full power of substitution and revocation to prosecute this application and to transact all business before the United States Patent and Trademark Office in the above-referenced application.

Rambus Inc. certifies that it is the assignee of the entire right, title and interest in the above-referenced patent application by virtue of an assignment from the inventors, Michael Parmwald, and Mark Horowitz. The appignment of the prior parent

Received from < 650 947 5001 > at 917/02 7:18:13 PEI Electern Standard Time)

application (Application serial No. 07/510,898) an all continuing and divisional applications thereof to Rambus Inc. was filed on April 18, 1990 and recorded in the U.S. Patent and Trademark Office at Real 5385, Frame 875.

All the documents in the chain of title of the abovereferenced application have been reviewed and, to the best of the undersigned's knowledge and belief, title is in Rambus Inc., the assignee identified above.

Please direct all correspondence in the above-referenced patent application to:

Jose G. Monix Rambus Inc. 4440 El Camino Real Los Altos, California 94022 Telephona: 650-947-5336 Pacsimile: 650-947-5001 FAX: COPY RECEIVED

JAN 1 7 2002

TECHNOLOGY CENTER 2800

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and believed to be true; and further that these statements were made with the knowledge that willful falso statements and the like-sounce are punishable by fine or imprisonment, or both, under Soction 1001 of Title 18 of the United States Code, and that such willful falso statements may jeopardize the validity of the application, any patent issuing thereon.

Date: Jan 17, 2002

John I Pariforth, Esq. Semior Vice President General Counsel Rambus Inc.

Received from < 654 B47 5001 > et 917.002 7:18:13 P54 Eastern Standard Time)



### United States Patent and Trademark Office

application number FIRST NAMED APPLICANT PILINO DATE 09/492,982

01/27/2000 Michael Farmwald P043D2C3C

Jose G. Moniz Rambus Inc. 4440 El Camino Real Los Altos, CA 94022

CONFIRMATION NO. 1622 -occoo

Date Mailed: 06/04/2002

### NOTICE REGARDING POWER OF ATTORNEY

This is in response to the Power of Attorney filed 01/17/2002.


The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the above address as provided by  $37~\mathrm{CFR}$  1.33.

SARAH B MACKEY 2800 (703) 308-3066

OFFICE COPY

#34 W CK W 6-16-02





COMMISSIONER FOR PATENTS
UNITED STATES PATENT AND TRADEMARK OFFICE
WASHINGTON, D.C. 2022

APPLICATION NUMBER FELING DATE FREST NAMED APPLICANT ATTY, DOCKET NO/ITELS
09/492,982 01/27/2000 Michael Fermwald P043D2C3C

CONFIRMATION NO. 1622

Neil A Steinberg Esq Rambus Inc 4440 El Camino Real Los Altos, CA 94022

Title: Method of operating a memory device having a variable data input length

Date Mailed: 11/14/2001

### NOTICE OF PUBLICATION FEE DUE

The above-identified application was filed (including as a Continued Prosecution Application) on or after November 29, 2000 and a non-publication request in compliance with 37 CFR 1.213 was not included with the application on filling. Since the application has been allowed, a publication fee is due.

The fee due is \$300.00. No small entity discount is available. See 37 CFR 1.18(d).

The reply to this notice should be mailed to: Box ISSUE FEE Commissioner for Patents Washington D.C. 20231.

The publication fee must be submitted within THREE MONTHS from the mailing date of this notice or the application may be regarded as abandoned. No extensions of time under 37 CFR 1.136(a) or (b) are available. A reply must be filled to this notice, even if applicant does not anticipate that the application will be published (e.g., because the patent has issued and the projected publication date is more than a month after the issue date of the patent). A proper reply to this notice in such a situation would be a statement that no fee is now due, citing 37 CFR 1.211(e). If publication of the application does not occur, any publication fee paid will be refunded, if applicant requests a retund. See 37 CFR 1.211(e).

Questions relating to this Notice should be directed to the Office of Patent Publication at (703) 305-8283.

A copy of this notice should be returned with any reply.



THE UNITED STATES PATENT AND TRADEMARK OFFICE

In the Application of:

FARMWALD ET AL.

Serial No.: 09/492,982

Filed: January 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

153S

Patent No.: 6,452,863

Certificate

NOV 2 6 2002

of Correction

Commissioner for Patents Washington, DC 20231

Dear Sir:

It is respectfully requested that the Commissioner issue the attached Certificate of Correction to correct errors in U.S. Patent 6.452.863 B2 ("the '863 patent", copy attached). In particular, the attached Certificate of Correction seeks to correct errors in col. 26 of the '863 patent, namely, in claim 20 (line 7), claim 29 (line 43), and claim 34 (line 61).

In the '863 patent, claim 20 (in col. 26, line 7) should include --14-- substituted for "11", since claim 20 should depend from claim 14 and not claim 11. The Preliminary Amendment of April 26, 2001, copy attached, clearly indicates claim 167 (renumbered as claim 20 in the '863 patent) being dependent from claim 161, which was renumbered as claim 14 in the '863 patent.

In addition, an extraneous comma appears in the first line of claim 34 (col. 26). The Preliminary Amendment of April 26, 2001,

NOV 2 6 2002

clearly shows that claim 177, renumbered as claim 34 in the '863 patent, includes no such comma.

Finally, the words "wherein the" are missing from the sixth line of claim 29 (col. 26). In the Supplemental Notice of Allowability mailed November 23, 2001, copy attached, an Examiner's amendment was authorized for claim 171, (renumbered as claim 29 in the '863 patent) which clearly indicates the words "wherein the" preceding the word "memory device", i.e., see page 2, item 4:

In claim 171, line 5, before the words "wherein the", the words --wherein the memory device is capable of processing the first block size information—have been inserted. (emphasis added)

There were no subsequent amendments of the above-referenced application which affected the above-mentioned claims. Therefore, as is clearly disclosed by the records in the U.S. Patent and Trademark Office ("USPTO"), the errors mentioned herein incurred through the actions of the USPTO.

It is respectfully requested that the attached Certificate of Correction be issued. It is noted that should a telephone interview expedite consideration of this request in any way, kindly contact the undersigned at 650-947-5336.

Respectfully submitted.

Date: Nov 15, 2002

Jose G. Moniz Agent of Record Reg. No. 50,192 650-947-5336

Rambus Inc. 4440 El Camino Real Los Altos, CA 94022

Page -2-

PTO/SE/44 (10-86) stoved for use through 6/30/99, OMB 8551-0033 strk Office: U.S. DEPARTMENT OF COMMERCE mation unless it displays a valid CMB control number.

(Also Form PTO-1050)

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO : 6,452,863 B2

DATED

: Sept. 17, 2002 INVENTOR(S): Farmwald et al.

It is certified that error appears in the above-identified patent and that said Letters Patent are hereby corrected as shown below:

col. 26, filme 7, delete "11" and substitute -14--.

Col. 26, of line 43, insert --wherein the-- before "memory device".

f) col. 26, on line 61, delete "." appearing between "delay" and "time".

MAILING ADDRESS OF SENDER:

Rambus Inc. 4440 El Camino Real Los Altos, CA, 94022

PATENT NO. 6,452,863 B2



OIN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. P043D2C3C) Application of: . FARMWALD et al.

Serial No: 09/492,982

Filed: JANUARY 27, 2000

Title: METHOD OF OPERATING A MEMORY

DEVICE HAVING A VARIABLE DATA

INPUT LENGTH

Assistant Commissioner for Patents

Washington, DC 20231

AMENDMENT

Group

Art Unit: 2818

Examiner: T. Nguyen

Dear Sir:

Kindly amend the application as follows:

### IN THE CLAIMS:

Please substitute the following claims for the pending claims having the same claim number:

--- (A marked-up version showing insertions and deletions to the pending claims is attached as EXHIBIT A)

	•
1	151. (Amended) A method of controlling a memory device by a
2	memory controller, wherein the memory device includes a plurality of
3	memory cells, the method of controlling the memory device
4	comprises:
5	providing first block size information to the memory device,
6	wherein the first block size information is provided by the memory
7	controller and is representative of a first amount of data to be input
8	by the memory device; and
9	issuing a first operation code to the memory device, wherein in
10	response to the first operation code, the memory device inputs the
11	first amount of data.
:	
1	152. The method of claim 151 wherein the memory device inputs the
2	first amount of data synchronously with respect to an external clock
3	signal.
i	153. (Amended) The method of claim 151 further including:
2	providing second block size information to the memory device,
3	wherein the second block size information defines a second amount of
4	data to be input by the memory device; and
5.	issuing a second operation code to the memory device, wherein in
6	response to the second operation code, the memory device inputs the
7=-	second amount of data
1	154. (Amended) The method of claim 151 wherein the first block
2 .	size information and the first operation code are included in a request
3	packet.

size information and the first operation code are included in the same

1

2

request packet.

155. (Amended) The method of claim 154 wherein the first block

1	156. (Amended) The method of claim 151 further including providing
2	the first amount of data to the memory device.
1 .	157. (Amended) The method of claim 156 wherein the first amoun
2	of data is provided to the memory device after a delay time transpires
1	158. (Amended) The method of claim 157 wherein the delay time is
2	representative of a number of clock cycles of an external clock signal
1	159. (Amended) The method of claim 151 wherein the first block
2	size information is a binary representation of the first amount ô
3	data.
1	160. (Amended) The method of claim 151 wherein the first amount
2 .	of data is output, by the memory controller, synchronously with respect
3	to an external clock signal and during a plurality of clock cycles of
4	the external clock signal.
1	161. (Amended) A method of operation in a synchronous memory
2	device, wherein the memory device includes a plurality of memory cells,
3.	the method of operation of the memory device comprises:
4	receiving first block size information from a memory controller,
5	wherein the first block size information represents a first amount of
6	data to be input by the memory device in response to an operation code;
7	receiving the operation code, from the memory controller,
8	synchronously with respect to an external clock signal; and
9	inputting the first amount of data in response to the operation
.0	code.
,	162. (Amended) The method of claim 161 wherein inputting the first
2	amount of data includes receiving the first amount of data
3	synchronously with respect to the external clock signal.

- 1 163. (Amended) The method of claim 162 wherein the first amount of data is sampled over a plurality of clock cycles of the external clock signal.
- 1 164. (Amended) The method of claim 161 wherein the first block 2 size information and the operation code are included in a request 3 packet.
- 1 165. (Amended) The method of claim 164 wherein the first block 2 size information and the operation code are included in the same 3 request packet.
- 1 166. (Amended) The method of claim 161 wherein the first block 2 size information is a binary representation of the first amount of data 3 to be input in response to the operation code.
- 1 167. (Amended) The method of claim 161 wherein the first amount 2 of data is output, by the memory controller, synchronously during a 3 plurality of clock cycles of the external clock signal.
  - 168. (Amended) The method of claim 161 further including generating an internal clock signal, using a delay locked loop and the external clock signal wherein the first emount of data-is input synchronously with respect to the internal clock signal.
- 169. (Amended) The method of claim 161 further including generating first and second internal clock signals using clock generation circuitry and the external clock signal, wherein the first amount of data is input synchronously with respect to the first and second internal clock signals.

170. The method of claim 169 wherein the first and second internal clock signals are generated by a delay lock loop. 171. (Amended) A method of operation of an integrated circuit, 2 wherein the integrated circuit includes a dynamic random access memory array having a plurality of memory cells, the method of operation 3 receiving block size information from a controller, wherein the block size information represents an amount of data to be input in response to an operation code; receiving the operation code from the controller; and 8 9 inputting the amount of data in response to the operation 10 code. 172. (Amended) The method of claim 171 further including storing 1 2 the amount of data in the memory array. 173. (Amended) The method of claim 171 wherein the block size 1 information and the operation code are included in a request 2 packet. 174. (Amended) The method of claim 171 wherein the block size information is a binary representation of the amount of data to be 3 input in response to the operation code. 176. (Amended) The method of claim 171 wherein the amount of data 2 is input, in response to the operation code, after a delay time 3 transpires. 177. The method of claim 176 wherein the delay time is

representative of a number of clock cycles of the external clock

signal.

### Kindly ADD the following claims:

- 1 178. (New) The method of claim 151 wherein the first operation code is issued onto a bus.
- 1 179. (New) The method of claim 178 wherein the bus includes a
- 2 plurality of signal lines to multiplex control information, address
- 3 information and data.
- 1 180. (New) The method of claim 151 further including providing
- 2 address information to the memory device.
- 181. (New) The method of claim 161 wherein the operation code, the
- 2 first block size information and address information are included in a
- 3 packet.
- 1 182. (New) The method of claim 161 further including receiving
- 2 address information from the memory controller.
- 1 183. (New) The method of claim 161 wherein the first block size
- 2 information, and the operation code are received from an external bus.
- 1 184. (New) The method of claim 183 wherein the first block size
- 2 information, and the operation code are received from the same external
- 3 bus.
- 1 185. (New) The method of claim 184 wherein the external bus is
- 2 used to multiplex address information, control information and
- 3 data.
- 1 186. (New) The method of claim 171 further including receiving
- 2 address information from the controller.

Page 6

### REMARKS

This Preliminary Amendment seeks to place this application in condition for allowance. New claims 178-186 have been added to more fully claim Applicant's invention. Several of the pending claims have been amended. No new matter has been added. In this regard, support may be found, for example, at page 22, line 11, to page 24, line 2, and page 27, lines 1-24 of the specification.

### INFORMATION DISCLOSURE STATEMENT

In compliance with the duty of disclosure set forth in 37 C.F.R. \$1.56, Applicants' submit concurrently herewith an Information Disclosure Statement (IDS) including modified Form PTO-1449. A copy of that IDS and modified Form PTO-1449 are attached hereto.

Some of the documents listed in the PTO-1449 have been cited by a defendant in an action pending in U.S. District Court For Eastern District of Virginia case, namely in Rambus Inc. v. Infineon Technologies A.G., et al., as prior art against the inventions claimed in, among other patents, U.S. 6,034,918. The '918 patent is a parent of the instant application. Reference to these documents are listed on page 2 of the Defendents' AMENDED PRIOR ART NOTICE PURSUANT TO 35 U.S.C. \$282 (hereinafter 'PRIOR ART NOTICE'). A copy of the PRIOR ART NOTICE is included with the IDS submission.

Furthermore, the construction or interpretation of a number of terms have recently been considered in a Markman opinion issued in the above-mentioned litigation. A number of claims pending in the instant application incorporate or incorporated some of these terms including, for example, the terms "block size", "write request", and "bus". The term "write request" has been deleted from the pending claims (as amended). The term "bus" has been deleted from some of the pending claims (as amended). A discussion of "block size" may be found on pages 41-47 of the Markman opinion, and a discussion of "bus" may be

found on pages 17-41 of the Markman opinion. By submission of this Markman opinion, Applicants make no statement as to the correctness of the constructions set forth therein. Indeed, as is apparent from that opinion, the court substantially adopted the constructions proposed by Infineon, and not that construction proposed by Rambus. A copy of the Markman opinion is also included with the IDS submission.

### CONCLUSION

Applicants request entry of the foregoing amendment. Applicants submit that all of the claims present patentable subject matter which definitely set forth the novel and unobvious features of Applicants' invention. Accordingly, Applicants respectfully request allowance of all of the claims.

It is noted that should a telephone interview expedite the prosecution in any way, the Examiner is invited to contact Neil Steinberg at 650-947-5325.

Respectfully submitted,

Date: April 26, 2001

Neil A. Steinberg Reg. No. 34,735

650-947-5325

# EXHIBIT A VERSION WITH MARKINGS TO SHOW CHANGES MADE

151. (Amended: A method of controlling a memory device by a memory controller, wherein the memory device includes a plurality of memory cells, the method of controlling the memory device comprises:

3

R

9 10

11

1

2

3

5

7

8

1 2

providing first block size information to the memory device, wherein the first block size information is provided by the memory controller and (defines) is representative of a first amount of data to be input by the memory device (in response to a write request); and

issuing a first operation code [write request] to the memory device, wherein in response to the first operation code, [write request] the memory device inputs the first amount of data [corresponding to the first block size information].

1 152. The method of claim 151 wherein the memory device inputs the 2 first amount of data synchronously with respect to an external clock 3 signal.

153. (Amended) The method of claim 151 further including: providing second block size information to the memory device, wherein the second block size information defines a second amount of data to be input by the memory device [in response to a write request];

issuing a second <u>operation code</u> [write request] to the memory device, wherein in response to the second <u>operation code</u> [write request], the memory device inputs the second amount of data [corresponding to the second block size information].

154. (Amended) The method of claim 151 wherein the first block size information and the first operation code [write request] are included in a request packet.

1	155. (Amended) The method of claim 154 wherein the first block
2	size information and the first operation code [write request] are
3	included in the same request packet.
1 .	156. (Amended) The method of claim 151 further including providing
2	the first amount of data [corresponding to the first block size
3	information] to the memory device.
1	157. The method of claim 156 wherein the first amount of data is
2	provided to the memory device after a delay time transpires.
i	158. (Amended) The method of claim 157 [156] wherein the delay
2	time is representative of a number of clock cycles of [a] an external
3	clock signal.
1	159. (Amended) The method of claim 151 wherein the first block
2	size information is a binary representation of the first amount of data
3	[to be input in response to the first write request].
1	160. (Amended) The method of claim 151 wherein the first amount
2	of data [corresponding to the first block size information] is output,
3 4	by the memory controller. [input] synchronously during a plurality of clock cycles of an [the] external clock signal.
1 .	161. (Amended) A method of operation in a synchronous memory
2	device, wherein the memory device includes a plurality of memory cells,
3	the method of operation of the memory device comprises:
4	receiving first block size information from a memory controller,
5	wherein the first block size information [defines] represents a first

amount of data to be input by the memory device in response to the

operation code (a write request);

8	receiving an operation code, [a first write request] from the
9	memory controller, synchronously with respect to an external clock
٠ 0 ا	signal; and
11	inputting the first amount of data [corresponding to the first
12	block size information] in response to the operation code [first write
13	request].
•	
1	162. (Amended) The method of claim 161 wherein inputting the first
2	amount of data includes receiving the first amount of data [the first
3	amount of data corresponding to the first block size information is
4	sampled) synchronously with respect to the external clock signal.
1	163. (Amended) The method of claim 161 wherein the first amount
2	of data is sampled synchronously during a plurality of clock cycles of
3	the external clock signal (further including:
4	[receiving second block size information, wherein the second block
5	size information defines a second amount of data to be input in
6	response to a write request;
7	receiving a second write request from the bus controller; and
8	inputting the second amount of data corresponding to the second
9	block size information], in response to the second operation code write
0	request].
1	164. (Amended) The method of claim 161 wherein the <u>first</u> block
2	size information and the operation code [first write request] are
3	included in a request packet.

size information and the operation code [first write request] are

included in the same request packet.

165. (Amended) The method of claim 164 wherein the first block

- 1 166. (Amended) The method of claim 161 wherein the first block
  2 size information is a binary representation of the first amount of data
  3 to be input in response to the <u>operation code</u> [first write
  4 request].
  1 167. (Amended) The method of claim 161 wherein the first amount
- 167. (Amended) The method of claim 161 wherein the first amount of data [corresponding to the first block size information] is [input] output, by the memory controller, synchronously during a plurality of clock cycles of [am] the external clock signal.
  - 168. (Amended) The method of claim 161 further including generating an internal clock signal using a delay locked loop and the [an] external clock signal, wherein the first amount of data [corresponding to the first block size information] is input synchronously with respect to the internal clock signal.
  - 169. (Amended) The method of claim 161 further including generating first and second internal clock signals using clock generation circuitry and [an] the external clock signal, wherein the first amount of data [corresponding to the first block size information] is input synchronously with respect to the first and second internal clock signals.

2

3

2

2

4.

- 170. The method of claim 169 wherein the first and second internal clock signals are generated by a delay lock loop.
- 171. (Amended) A method of operation of an integrated circuit, wherein the integrated circuit includes a <u>dvnamic random access</u> memory array having a plurality of memory cells, the method of operation comprises:
- receiving block size information from a controller, wherein the block size information [defines a first] represents an amount of data

7	to be input [from a bus] in response to an operation code [a write
8	request);
9	receiving the operation code from the controller (a first write
10	request); and
11	inputting the [first] amount of data [corresponding to the block
12	size information] in response to the operation code [first write
13	request].
	and the second s
1	172. (Amended) The method of claim 171 further including storing
2	the [first] amount of data [corresponding to the block size
3	information] in the memory array.
1	173. (Amended) The method of claim 171 wherein the block size
2	information and the operation code [first write request] are included
3	in a request packet.
	*
1	174. (Amended) The method of claim 171 wherein the block size
2	information is a binary representation of the [first] amount of data to
3	be input in response to the <u>operation code</u> [first write request].
1	176. (Amended) The method of claim 171 [161] wherein the [first]
2	amount of data is input, in response to [receipt of] the operation code
3	[first write request], after a delay time transpires.
	min (1) em 2 t <sub>erre</sub> graft gard ( <del>autorizado</del> ) en esta de la Min (1) Min (autorizado) en esta minerada esta de la Min (autorizado) en esta de la Min (autor
1 .	177. The method of claim 176 wherein the delay time is
2	representative of a number of clock cycles of the external clock signal
3 .	[that transpire before the first amount of data is input].

code is issued onto a bus.

178. (New) The method of claim 151 wherein the first operation

1	179. (New) The method of claim 178 wherein the bus includes a
2	plurality of signal lines to multiplex control information, address
3	information and data.
	•
1	180. (New) The method of claim 151 further including providing
2	address information to the memory device.
1	181. (New) The method of claim 161 wherein the operation code, the
2	first block size information and address information are included in a
3	packet.
1	182. (New) The method of claim 161 further including receiving
2	address information from the memory controller.
1	183. (New) The method of claim 161 wherein the first block size
2	information, and the operation code are received from an external bus.
1	184. (New) The method of claim 183 wherein the first block size
2	information, and the operation code are received from the same external
3	bus.
	•
1	185. (New) The method of claim 184 wherein the external bus is
2	used to multiplex address information, control information and
3	data.
1	186. (New) The method of claim 171 further including receiving

address information from the controller.



### UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patiest and Trademark Office
Address: COMMESSIONER OF PATENTS AND THAUSMARK
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/492,982	01/27/2000	Michael Farmwald	P043D2C3C	1622	
759	NO IOINOP				
Neil A Steinbe		EXAMBER NGUYEN, TAN			
Rambus Inc 4440 El Camino	Real HUY 2 2 2007				
Los Altos, CA	94022		ART UNIT	PAPER NUMBER	
	PHOPMAP	<b>3</b> 57	. 2818		
			DATE MAILED: 11/23/2001		

Please find below and/or attached an Office communication concerning this application or proceeding.

10-90C (Rev. 07-01)





# UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

EX	MINER
	•
ART UNIT	PAPER NUMBER
	30

DATE MAILED:

This is a communication from the examinar in charge of this application.

COMMISSIONER OF PATENTS AND TRADEMARKS

SUPPLEMENT

NOTICE OF ALLOWABILITY

MOTIOE OF ALLOWADILITY	
This continuncation is responsive to	iunication will be mailed in due course. THIS subject to withdrawal from issue at the
P, The allowed claim(s) is/are 151 - 186	•
The drawings filed on 02/02/0/ are acceptable as formal dra	wings.
بر المراتبية Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d)	or (n.
□ All □ Some* □ None of the:	• "
Certified copies of the priority documents have been received.	- 00
Certified copies of the priority documents have been received in Application No.	
<ul> <li>Copies of the certified copies of the priority documents have been received in the international Bureau (PCT Rule 17.2(a)).</li> </ul>	nis national stage application from the
*Certified copies not received:	
<ul> <li>Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e)</li> </ul>	/
Applicant has THREE MONTHS FROM THE "MAILING DATE" of this communication to to below, Fallure to timely comply will result in ABANDONMENT of this application. THIS T FOR SUBMITTING NEW FORMAL DRAWINGS, OR A SUBSTITUTE OATH OR DECLAR with the REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL is extendable with the REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL is extendable.	HREE-MONTH PERIOD IS NOT EXTENDABLE (RATION. This three-month period for complying
. Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL APPLICATION OF THE OFFICE OF THE OFFICE OF THE OFFICE OF THE OFFICE OFFICE OF THE OFFICE O	QUIRED.
Applicant MUST submit NEW FORMAL DRAWINGS	and the state of t
Discause the originally filed drawings were declared by applicant to be informal.	
Directioning changes required by the Notice of Draftperson's Patent Drawing Review, I	PTO-248, attached hereto or to Paper No
Including changes required by the proposed drawing correction filed on	, which has been approved
☐ including changes required by the attached Examiner's Amendment/Comment or in	the Office action of Paper No
Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be	written on the drawings
Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPO	
Any reply to this notice should include, in the upper right hand corner, the APPLICATION applicant has received a Notice of Allowance and Issue Fee Due, the ISSUE BATCH NUI ALLOWANCE should also be included.	
Attachinonts)	
□ Notice of References Cited, PTO-892	1 h
Information Disclosure Statement(s), PTO-1449, Paper No(s). 29	- Show district
□ Notice of Draftsperson's Patent Drawing Review, PTO-948	
Notice of informal Patent Application, PTO-152	TAN T. NGUYEN
☐ Unterview Summary, PTO-413:	PRIMARY EXAMINER 'GROUP 2800
Examiner's Amendment/Comment	2.4
Examiner's Comment Regarding Requirement for the Deposit of Biological Materia	tion of the state
Examiner's Statement of Reasons for Allowands:	process of the second s
7	en en grande en

- The Information Disclosure Statement submitted by Applicants on February 2,
   2001 has been received and fully considered.
- 2. The Formal Drawings submitted by Applicant on July 30, 2001 has been received.
- Authorization for this examiner's amendment was given in a telephone interview with Mr. Neil Steinberg on November 9, 2001.
- 4. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

In claim 151, line 6, before the words "wherein the first block size", the words — wherein the memory device is capable of processing the first block size information,— have been inserted.

In claim 161, line 5, before the words "wherein the first block size ", the words - wherein the memory device is capable of processing the first block size information, - have been inserted.

In claim 171, line 5, before the words "wherein the", the words —wherein the memory device is capable of processing the first block size information—have been inserted.

 Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tan T. Nguyen whose telephone number is (703) 308Application/Control Number: 09/492,982

Art Unit: 2818

Page 3

1298. The examiner can normally be reached on Monday to Friday from 08:00 AM to 04:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms, can be reached on (703) 308-4910. The fax phone number for the organization where this application or proceeding is assigned is (703) 308-7724.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Tan T. Nguyen
Primary Examiner
Art Unit 2818
November 09, 2001

. : :						· ·		Short 1 of 1	_
	,		PTO-1449 (Modifia	-	ATTY. DOCKET NO. P043D2C3C	SERIAL	NUMBER 09/492,98		
	OIP	E PATE	EPARTMENT OF CU IT AND TRADEMAR	K OFFICE	APPLICANT(S) FARM	WALD ET AL.	-{		2¢
(	FE 0 2		TION DISCLOSURE BY APPLICANT	्)	PILING DATE JANUARY 27, 2000	GROUP	ART UNIT 2818	AMULOCA C	1.
	TATA TRAD	PMAR	700	<i>a</i>	PATENT DOCUMENTS			EF.	إيا
		EXAMINER INITIALS	DOCUMBER NUMBER		NAME	CLASS	SUB CLASS	FILING T	
		TNI	4,763,249	08/09/88	Bomba et al	364	200		] ~
			4,394,753	07/19/83	Penzel	365	236	•	_
	٠.	1	4,785,428	11/15/88	Bajwa .	365	2.33		] ·
		121	4,680,738	07/14/87	Tam	365	235		]
				F(	REIGN PATENT DOCUMENTS	· ·			_
		EXAMINER INITIAL	DOCUMENT. NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION VESNO	
•			<del></del> -						ł
•						<del>                                     </del>			
•			OT	HER DOCUMENT	S (Including Author, Title, Date, Per	tinent Pages, E	te.)		,
									1
				·					
•	·		<del>-</del>	·	<u> </u>	<u> </u>			
					·				
		لل.		•				•	ļ.
المحافظ المعار 1974ميل الحرار المحار				e en	English to the second				14
	1								
		EXAMINER	TAN TI	NEVEN	DATE CONSIDERED	11/08/01		· ·	

Include copy of this form with next communication to applicant.

	•	*	
	NOTICE RE: CI	ERTIFICATES OF CORREC	TION
DATE : 12	/30 pm		Paper No.: 36
TO : Super	visor, Art Unit	3800	•
SUBJECT: Certifi	cate of Correction	Request in Patent No.:	452863
A response to the foll forrection.	lowing question is r	requested with respect to the ac	companying request for a certif
With respect to the satent read as shown in the cope or meaning of the cla	e certificate of corr	ed, correcting Office and/or A rection? No new matter shou	pplicant's errors, should the ld be introduced, nor should
			· ·
LEASE COMPLETE THI	S FORM AND		
ETURN WITH FILE, WI	•	DV 2.016/022	. 1
O CERTIFICATES OF CO ALM LOCATION 7580 -			
HANK YOU FOR YOUR A	ACCICTANCE!		·
			for Certificate of Correction, esponds to the question check
bove.		• • • • • • • • • • • • • • • • • • • •	
YES YES	□ NO	Comments below	•
	•		
Comments:	· 		
		• .	
		•	<u> </u>
·	<u> </u>	<u> </u>	
•		•	2818
· · -		nervisor	Art Unit
			AR UBIK

# UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 6,452,863 B2

DATED : September 17, 2002 INVENTOR(S) : Farmwald et al. Page 1 of 1

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 26.

Line 7, delete "11" and substitute - 14 -.

Line 43, insert -- wherein the -- before "memory device". Line 61, delete "," appearing between "delay" and "time".

Signed and Sealed this

First Day of April, 2003

JAMES E. RUGAN
Director of the United States Patent and Trademark Office

Application or Docket Number PATENT APPLICATION FEE DETERMINATION RECORD Effective December 29, 1999 **CLAIMS AS FILED - PART I** OTHER TIDAN SMALL ENTITY OR SMALLENTING (Column 1) (Column 2) TYPE [ NUMBER FILED NUMBER EXTRA FOR . RATE FEE RATE. FEB BASIC FEE 345.00 X\$18-**TOTAL CLAIMS** X\$ 9= INDEPENDENT CLAIMS minus 3 -X78= X39= OR MULTIPLE DEPENDENT CLAIM PRESENT +260≥ +130= If the difference in column 1 is less than zero, enter "0" in column 2 TOTAL **CLAIMS AS AMENDED - PART II** OTHERTHAN SMALL ENTITY (Column 2)
HIGHEST
NUMBER
PREVIOUSLY SMALL ENTIRY (Column 1) OR (Column 3) ADDIY TIDNAL ADDI-REMAINING AFTER PRESENT TIONAL RATE RATE EXTRA MENDMENT PAID FOR FEE Total eurlM × X\$ 9= X\$18= OR Minus X39<sub>4</sub> X78= OR FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM +130= OR +260= TOTAL ADDIT, FEE OR ADDIT. FEE (Column 1) (Column 2) HIGHEST (Column 3) ADDI-ADDE NUMBER PREVIOUSLY REMAINING PRESENT RATE TIONAL PATE EXTRA PAID FOR 327 25. 2 X\$ 9= X\$185 OR Independent 3 Minus X39-X78-OR FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM +130= +260= OR - TOTAL ADDIT. FEE OR ADDIT FEE 36 (Column 1) (Column 2) HIGHEST (Column 3) CLAIMS REMAINING ADDI-NUMBER PRESENT ADDE AFTER ÆNDMEN REVIOUSLY RATE TIONAL RATE PAID FOR FEE Minus X\$ 9= X\$185 OR X783 X39= FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM +130= The Highest Number Previously Paid For IN THIS SPACE is less than 20, enter 3.\*

ADDIT, FEE OR A Highest Number Previously Paid For IN THIS SPACE is less than 3, enter 3.\*

The Highest Number Previously Paid For (Total or Independent) is the highest number tound in the appropriate box in columns. FORM PTO-875 (Rev. 12/99) Patent and Trademark Office, U.S. DEPARTMENT OF COMME

	PATENT A		TON FEE DE	ETERMINATIO per 29, 1999	ON RECORI	)	] AP	plication of	72	ckel Numb	982
		CLAIMS	AS FILED - (Column 1)	PART I	mn 2)		ALL E	ENTITY .	ОН	OTHER	
FO	R	NUI	ABER FILED	NUMBER E	EXTRA	R/	TE	FEE		PATE	FEE
BAE	IC FEE					$\Gamma$		345:00	OR	1	
	TAL CLAIMS		26 minus	20= .		X	9=		OR	X\$18=	
NDI	EPENDENT CL	AIMS	3 minus	3= (		×	1b=		OR	×80-	
MUI	LTIPLE DEPEN	DENT CLAI	M PRESENT			1	30=		OR	+260=	· Y
. 16	the difference	in column	1 is less than z	ero, enter "0" in o	olumn 2	10	TAL		ОЯ	TOTAL	
•••							1110	<b></b>	10.,	OTHER	THÂN
	· C	LAIMS A (Column	S AMENDEI	(Column 2)	(Column 3)	SN	IALL	ENTITY	OR	SMALL	
۷ پ		REMAININ AFTER AMENDME	1G	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	R	ATE	ADDI- TIONAL FEE	ŀ	RATE	ADDI- TIONAI FEE
AMENDMENT	Total	•	Minus		-	X	9=		OR	X\$18=	
	Independent	•	Minus	•••	-	×	<b>γ</b> Δ.		OR	X82=	
₹	FIRST PRESE	NTATION C	F MULTIPLE DE	PENDENT CLAIM		-	_		1		
			*			+1	30=		OR	+260=	1.0
						ADD	TOTAL T. FEE		OR	ADDIT, FEE	L
		(Column		(Column 2)	(Column 3)				_		
		CLAIMS REMAINI AFTER AMENDM	)(a:	HIGHEST NUMBER PREVIOUSLY PAID FOR	PRESERT EXTRA	R	ATE	ADQI- TIONAL FEE	-	RATE	ADDI- TIONA FEE
AMENDMENT	Total		i i i i i i i i i i i i i i i i i i i	· · · · · · · · · · · · · · · · · · ·	ية ثيمة -	×	s 9=	.45	C9	X\$18=	- VII.
Ä	Independent		Minus	<u> </u>		X	40		OR	XVb-	1
_	FIRST PRESE	NTATION C	F MULTIPLE DI	EPENDENT CLAIM	<u>.</u>		130=		OR	+260=	
						<u> </u>	TOTAL		OR	TOTAL	
		(Column	. 41	(Column 2)	(Column 3)	ADU	17. FEI	: <del></del>	<b>J</b> -	, ADDIT, FEE	
		CLAIM	S	HIGHEST		_		ADDI-	1		ADDI
NIC		REMAINT AFTER AMENDM	1 .	PREVIOUSLY PAID FOR	PRESENT EXTRA	A	ATE	TIONAL		RATE	TIONA
<b>AMENDMENT</b>	Total	·	M.lnus	••		×	\$ 9=	1	OR	X\$18=	1-755
ME	Independent		Minus	•••	6	<b>—</b>	:9b=	1	1	YOU	1
_	FIRST PRESE	NTATION (	OF MULTIPLE D	EPENDENT CLAIR	M.		70-	<del> </del>	┦⁰₽	1	<del> </del>
١.	II the enter in - : 1					Ŀ	130=		JOA		
•	If the "Highest Nu "If the "Highest No	mber Previo: mber Previo	usly Palo For IN T usly Palo For IN T	plumn 2, write "O" in c HIS SPACE is less to HIS SPACE is less to or Independent) is to	nan 20, enter "20. han 3, enter "3."		TOT/. NT. FEI	E L		AUDII. PER	
	The "Highest Nur	nber Previou	sly Paid For (Total	or independent) is t	he highest numbo	r lound	in the a	appropriate b	ox In c	column 1.	

niqu'n for linear integrated circuits, "IEEE I. Solid-State Circuits, vol. LC-4, pp. 110-122, June 1969.
[16] F. W. Hewitti, Jr., "1<sup>2</sup>L current gain design," IEEE I. Solid-State Circuits, vol. SC-12, pp. 206-205, Apr. 1977.



Chal Hi Han was born in Korta on August 12, 1954. He received the B.S. degree from Scoul National University, Secul, Korta, in 1977, and the M.S. degree in electrical engineering from the Korta Advanced Institute of Science and Tochnology, Scoul, Korta, in 1979. He is currently working towards the Ph.D. degree at the Korta Advanced Institute of Science and Technology.



integrated circuit design and semiconducta device physics since then. He founded the Integrated Circuit Laboratory et the Koren, Advanced Institute of Science and Technology, where he is presently a Professor. His curren research interest inchedes integrated injection logic, charge-coupled device analog signal practices, three-dimensional device structure of the current processors, three-dimensional device assurements. and have annealing on allicon, six. He is subserved and consultoned sort 23 technique authori of "Physics of Carpe Coupled Devices," Chapter 1 of Charge Coupled Devices and Systems (New York: Wiley, 1979).

Dr. Kim is a scalor member of the Korea Institute of Electrical

Choong Ki Kim was born in Scoul, Korea, on October 1, 1942. He received the B.S. degree from Seoul National University, Seoul, Korea, in 1965, and the M.S. and Ph.D. degrees to electrical engineering from Columbia University, New York, NY, in 1967 and 1970, respectively. From 1970 to 1976 he was with the Remarch and Development Laboratory, Fabrichial Camera and instrument, Ioc., Palo Aito, CA, where he worked on the development of linear/ares charge-coupled device image source. In 1975, he left Fairchild to join the faculty of the Department of Electrical Sedence, Korea Advanced Institute of Sedence and Tachnology, Seoul, Korea, as an Associate Professor, and has taught



Genn Hyung Yoo received the B.S. degree he electronies from Secoul National University, Secoul Korea, in 1979, and the M.S. degree helectrical engineering from the Korea Advanced lastitute of Science and Technology,

Vances institute of Science and recomby, Seoul, Korea, in 1981. In 1981 he joined Cenural Research Labon-torics, Gold Star Co., Ltd., Scoul, Korea, when he worked on integrated bireuits.

NOTICE: This material may be protected by copyright law (Title 17, U.S. Code)

# A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual-Port Memory and Error Checking and Correction

MEL BAZES, JAMES NADIR, DAVID PERLMUTTER, BENI MANTEL, AND OMER ZAK

Abstract-An NMOS DRAM controller for use in micro tems based on the IAPX-86 and IAFX-286 microprocessor families or on the Multibus system bus is described. The controller provides com-plete support for dual-port memories and memories with error checking ection. The controller has programmable attributes for configuring it to the particular requirements of the system. The control uses parallel arbitration to minimize arbitration delay. A memory cycle will start on the same clock edge that complex a command if the cycle has been proviously enabled. Novel logic and circuit design techniques have been used to achieve 16 MHz operation, 20 ns input serup time, and 35 as output delay time.

Manuscript: ecceived May 10, 1982; crused August 30, 1982. M. Bazzs, D. Perlmutter, B. Mantel, and O. Zak are with Intel Israel Ltd., Helfa 31015, Israel. J. Nadir is with Intel Corporation, Santa Clara, CA 95051.

### 1. INTRODUCTION

THE advantages of using dynamic RAM (DRAM) over static RAM (SRAM) outweigh the disadvantages in many memory applications. The savings provided by DRAM in cost, board space, and power usually more than offset its cumbersome control and refresh requirements. The lower performance of DRAM in comparison to SRAM, as measured by access time, is still more than adequate for a large number of system applications.

To benefit from the full potential of DRAM, a memory Jesigner often has to design a relatively complex controller for interfacing the DRAM to the rest of the system. The most basic function of this controller is twofold: to translate system

0018-9200/83/0400-0164\$01.00 @ 1983 IEEE

7

ي المحمد المراق في

quenc

maint

"lo t

pa is

static.

#The

ter ar

plem

ation

perio

to su

Å tru





Fig. 1. Conversion of Dynamic RAM to quasi-static RAM by a Dynamic RAM controller.



commands, such as ordinary PEAD and warre it into the soquence of signals "understood" by DRAM; and to perform maintenance functions, in the form of "wake-up" cycles, after power-up and periodic refresh cycles thereafter.

In the most general sense, the function of a DRAM controller is to give the appearance to the system that the memory is static. Fig. 1 illustrates this concept.

ed B

:ber

ler fo

: 100

The DRAM control function, in spite of its-essential character and widerpread applicability (every DRAM-based memory needs one), paradoxically does not tend itself very well in implementation as a general-purpose LSh function. This situation stems from the multitude of system configurations and performance requirements a controller would have to be able to support in order to earn the designation "general purpose." A truly general purpose, high-performance integrated controller would probably be too costly to be attractive to a memory designer—if the memory designer could not use more than a

small subset of all the features provided by the controller, he would be loather to pay for all of them. 'A more practical approach to integrating the control function is to partition the range of control applications into/subranges and to define general purpose high-performance integrated solutions for individual subranges.

This paper describes a general purpose, high-performance integrated controller for one of the subranges of controller applications: the Advanced Dynamic RAM Controller (ADC) is a programmable DRAM controller for memories directly interfacing to the IAPX-86 [1] and IAPX-286 [2] classes of microprocessor and to the Multibus system bus [3]. It is implemented in HMOSII [4], an NMOS technology. A photomicrograph of the chip appears in Fig. 2. The paper first describes some important controller functions provided by the

1 lotel 8207.

863 FH PG 0560

chip, then discusses the internal organization of the chip, and finally lists several design attributes of the chip and presents some novel logic and circuit design techniques used in achieving performance goals.

### II. CONTROLLER FUNCTIONS

Beyond the basic DRAM-control function of performing READ'S, WRITE'S, and refreshes, the ADC also provides control options in support of specialized memory applications. The options discussed below are dual-port memory, error checking and correction, and programmable controller attri-

### A. Dual-Port Memory

Two independent microprocessor/bus interfaces, or ports, are provided. Each port may be independently programmed to be configured to the microprocessor/bus type connected to the port. The programmable port attributes are

- 1) Microprocessor or bus typs.
- 2) Synchronous or asynchronous commands.
- Acknowledge type.

Attribute 1 is a function of the timing and format of command signals from the particular microprocessor/bus con-nected to the port. Attribute 2 determines whether or not internal synchronizer flip-flops will be inserted in the path of the commands in order to synchronize the commands with the chip clock. Attribute 3 determines whether the port returns an advanced acknowledge, i.e., an acknowledge arriving a fixed time before the end of the cycle, or whether it returns a transfer acknowledge, i.e., an acknowledge arriving at the end of the cycle.

Fig. 3 illustrates schematically a dual-port memory using the ADC. The ADC arbitrates between the two ports in such a way that commands are serviced us quickly as possible, with neither port monopolizing memory, i.e., "shutting out" the other port through the sheer rate at which it outputs com-

The priority granted to each port, and to the third contender for service, refresh, is dynamically modified on the basis of a set of arbitration rules and on the basis of the recent history of service granted to each port.

A LOCK control is provided for those instances, such as testand-set operations, semaphore operations, or high-speed block transfers, in which one port must not relinquish its access to memory in favor of the other port. When one port activates LOCK, the other port is dealed service until LOCK is deactivated. Refresh is not affected by LOCK.

### B. Error Checking and Correction

When used with its companion chip, the error detection and correction unit (EDCU)2 [5], the ADC provides complete error checking and correction (ECC) [6] service for memory. Fig. 4 illustrates schematically a memory with ECC controlled by the ADC.

In ECC, every data word has a unique set of check bits

2 intel 8206




Fig. 3, Dual-port memory controlled by ADC.




Fig. 4. Memory with ECC controlled by ADC and EDCU.

stored along with the word in memory. The check bits are generated by the EDCU using a modified Hamming code Whenever a data word is read out of memory it is checked fo: errors using the check bits read out with the word. An error in grily one bit is correctable, while an error in two of more with is uncorrectable. The error description-given by the error type (correctable or uncorrectable), bit in error (for single-bit errors only), and word address-may be latched for errorlogging purposes. The system may use the error description in order to take appropriate action in the case of memory errors, e.g., by remapping memory to delete a faulty memory card.

Multiple-bit errors generally result from the accumulation of single-bit errors in a particular memory location over a long period of time. To minimize the occurrence of multiple-bit errors, the ADC automatically performs periodic memory scrubbing on all memory locations once every 16.4 s. A mem ory location is scrubbed by simply performing a READ operation on the location and correcting a single-bit error if one is present. Memory scrubbing is performed simultaneously during refresh cycles, with one memory location scrubbed per re fresh. Thus, no memory location, even one seldom access 3 by the system, is allowed to go too long without ECC. Since memory scrubbing occurs only during collects cycles, no performance penalty is paid for it.

At power-up, memory contents are indefinite and would

tion

**NDC** 

zero

C.

₽-Se

gorun Goru GF1) E com

i i

3. 2, Sileni 3. 13.

Cat

Dajul Just

grau req 4

for

19833

ode 1 for

ש זכ

blis

:ITO

o-bil

noi

n H




Fig. 5. ADC block diagram.

produce uncorrectable errors in READ-MODIFY-WRITE operations. In order to prevent false errors from being flagged, the ADC automatically initializes all of memory after power-up to zero with the proper check hits.

C Programmable Control Attributes

Several attributes of the ADC are modifiable through programming to match it to the memory being controlled. Some of the modifiable attributes are outlined below.

1) DRAM Speed-Memory cycles matched to either of two 

lengths of from 8 bits up to 80 bits, not counting check bits.

3) Refresh Mode-Refreshes may be initiated internally or externally. Internally initiated refreshes are always single refresh cycles; while externally initiated refreshes may be single cycles or 128-cycle bursts. A refresh cycle may be programmed to be initiated internally if an external refresh request is late in arriving.

4) Refresh Rate—The internal refresh timer can be pro-

grammed to provide 256 refreshes every 4 ms or every 2 ms for up to 16 different operating frequencies.

### III. INTERNAL ORGANIZATION

A block diagram of the ADC appears in Fig. 5. In the most general sense, the chip is organized into three sections:

tease than its pure in the graph of

- 1) Initialization and configuration.
- 2) Service request and output signal generation.
- 3) Address path.

A description of each section is given below.

### A. sinitialization and Configuration .

After reset the ADC is initialized for operation under control of the initialization control block. Initialization consists of

- 1) Scrially shift programming data into the program shift register\_
- 2) Decode the programming data and configure all circuits.
- 3) Perform eight DRAM wake-up cycles.
- 4) Initialize all of memory to zero with the proper check bits (ECC mode only).
- oits (ECC mode only).

  5) Enable normal controller operation.

# B. Service Request and Output Signal Generation...

A parallel arbitration technique is used to minimize the delay from a port command, or a refresh request; to cycle start: With this technique a request is sent in parallel both to the arbiter and to the output signal generators. If the request channel was enabled by the arbiter prior to the request, than the request is serviced, with no delay caused by arbitration. If the request channel was not enabled prior to the request, then the request is stored in the request register until such time that the arbiter can enable the channel. The arbiter is designed to and the state of the second section

3 5

enable that channel over which a request is most likely to arrive next, so that, in general, a request is serviced without arbitration delay.

Characteristics of request rates in dual-port memories vary from application to application. Hence, the arbiter must be provided with some indication of what these characteristics are in order to be able to decide with a high probability of success which channel should be enabled during periods of inactivity. For this purpose, the arbiter may be programmed to catable channel according to one of two prioritization rules: Port A Preferred or Most-Recently-Used Port preferred. With the former arbitration rule, requests are expected to arrive, in general, over channel A, irrespective of the recent history of requests, and, hence, this channel is enabled whenever there are no requests pending. With the latter arbitration rule, requests are expected to arrive in bursts from either port A or port B, and, hence, whichever channel was last serviced remains enabled until a request from another port arrives.

Parallel arbitration has a significant impact on a port sending back-to-back commands: with arbitration delay the bandwidth of the port would be significantly reduced, but with the requesting channel already enabled when a request arrives, no time is lost for arbitration between cycles.

Once a cycle starts, it runs to completion without further intervention of the requesting channel. The cycle timing control provides start and stop pulses for output signal generation.

### C. Address Path

The address path is responsible for providing a multiplexed address to the DRAM from one of two sources: either the external microprocessor/bus or the internal refresh/scrub address counter. Timing is provided by the cycle timing control block.

### IV. LOGIC AND CIRCUIT DESIGN

Number of devices—7 K
Package—68-pin JEDEC chip carrier

Supply voltage +5 V

Supply current-400 mA

Logic sequence (clock) frequency-16 MHz

Clock duty cycle-24 to 68 percent:

Capacitive drive capability: Address-\$50 pF; RAS, CAS-250 pF; All other outputs-150 pF

Command input setup time to clock for cycle start-20 ns RAS output (i.e., cycle start) delay from clock-35 ns.

Several novel logic and circuit design techniques were used to achieve performance goals. Two of the performance goals, and the design techniques used to achieve them, are described below:

- 1) 16 MHz sequence frequency.
- 2) 20 ns setup time/35 ns delay time for cycle start.

### A. 16 MHz Sequence Frequency

The ADC logic is sequenced using an undivided 16 MHz clock. This frequency is significantly higher than that used in

other clocked chips implemented with technologies similar to HMOSIL. To attain this frequency, three design techniques were used:

- 1) Single-cage logic.
- 2) Single-phase clocking.
- 3) Modular circuit design.

It was essential that the circuit design of an NMOS chip clocked at a frequency as high as 16 MHz be a minute as possible to variations in the clock parameters and in particular, to variations in the clock waveshape. This requirement was mot by designing circuitry that is very inlimitive to clock duty cycle and to clock waveshape. To this end, all circuitry was implemented with single-edge logic using single-phase clocking. A modular-circuit design methodology was also adopted in order to ensure consistent design standards throughout the chip.

-14 Single-Edge Logic: Fig. 6 compares the timing of logic operations implemented with dual-edge logic and with singleedge logic. Dual-edge logic is characterized by operations performed in two nonoverlapping steps. Fig. 6 (a) illustrates dual-edge logic timing for the example of a register transfer operation over a precharged bus in a hypothetical microprocessor. During the portion of the clock period marked th the bus over which the transfer is to take place is precharged to a high voltage level. During the portion of the period marked IH the contents of the first register are read out onto the bus and simultaneously written from the bus into the second register. The two parameters the and the are each specified with minimum values. These values translate into the minimum and maximum values of the clock duty cycle. In general, the requirements of  $t_L$  and  $t_H$  force the range of clock duty cycle values to be very narrow. Hence, dual-edge logic is usually very sensitive to clock duty cycle variations.

Fig. 6 (b) illustrates the timing of single-edge logic for the case of a sequential machine, in the form of which the ADC was designed. Single-edge logic is chieracterized by eparations that start and end on only one of the clock edges. The second edge does not participate in such operations and, ideally, may occur at any point in the clock cycle. Thus, single-edge logic ideally can operate with a clock having a duty cycle ranging from 0 to 100 percent although, in practice, the attainable range is narrower. The ADC is specified to operate with a clock whose duty cycle ranges from 24 to 68 percent.

2) Single-Phase Clocking: Clocked NMOS logic is commonly sequenced using two nonoverlapping clock phases derived from the main clock [7]. This dual-phase elocking, while allowing for straightforward circuit design, is sensitive to clock-phase distortion. Fig. 7 Illustrates the two detrimental effects of clock-phase distortion: phase overlap and dead time.

Phase distortion is the result of several factors, such as faulty clock-phase generator operation, RC delay in the path of one or both clock phases, or even ringing caused by LC loading. If the distortion takes the form of phase overlap, a fatal situation: could result: during the overlap interval the sequential logic momentarily becomes combinatorial. In normal operation an information bit propagates through only one logic stage per clock period. If the propagation delay of a stage is less than the width of the overlap interval, the bit could propagate

Ŧ

Fr.

Ž.,

Dri

01 1 D

מניץ

Bei Jog

an(

nio.

По

g trul


bog


·· lev

tin

the

tra





ion

afe

pro

to

the

Fig. 7. Effects of clock-phase distortion. (a) Phase overtap. (b) Dead

through more than one stage and fatally corrupt the logic state of the chip.

Dead time, on the other hand, is not fatal, but it represents an interval during which logic propagation is suspended. Hence, dead time reduces the amount of time available for logic propagation and represents a design constraint.

A single-phase clocking scheme was chosen for the ADC in order to avoid both phase overlap and dead time. Fig. 8 (a) and 8 (b) compare the basic D-type fillp-flop implemented with tingle-phase clocking, as used in the ADC, with a D-type fillp-flop implemented with two-phase clocking. In the dual-phase implementation, the level at the input D is sampled on the rising edge of  $\phi_1$  and held on its falling edge, while the sampled level is transferred to output Q on the rising edge of  $\phi_2$ . In the single-phase implementation, the level is fingular D is sampled the rising edge of  $\phi$ , while the level is timultaneously held and transferred to output Q on the falling edge of  $\phi$ . Thus, unlike

in the dual-phase implementation, the hold and transfer operations in the single-phase implementation always occur at the same point. This characteristic of the single-phase implementation makes it highly intensitive to clock distortion: any shift in the hold point of the master caused by clock distortion will be tracked by a similar shift in the transfer point of the slave.

3) Modular Circuit Design: The logic and circuit design was done by a team of design engineers working independently on individual circuit blocks. A modular circuit design methodology was devised for standardizing design practices among the team members in order to ensure that blocks designed by different engineers would have compatible transient behavior.

Conceptually, most of the chip logic was partitioned into logic modules. A logic module, is centered around a A-type mip-flop, so that a one-to-one correspondence exists between logic modules and D-type flip-flops. The output of a module is just the output of the module flip-flop, while the inputs to the module are either outputs from other modules or inputs external to the chip. Fig. 9 (a) illustrates a single logic module, while Fig. 9 (b) illustrates a hypothetical network of logic modules.

logic modules. Signals coming out of blocks were assigned standard output delays of from 20 to 30 ms, while signals going larto blocks were assigned standard input set-up times of from 15 to 35 ms. Thus, since the input and output timings of an individual module were well defined, the module could be designed as a self-contained unit with only a minimal reliance on knowledge of those modules to which it must interface. This methodology was an important factor in the achievement, of full-functionality at 16 MHz on the very first iteration of the chip.

### B. 20 ns Setup Time/35 ns Delay-Time to Cycle Start · · · ·

... One of the most important performance requirements of the ADC is that a memory cycle start as soon as possible after the arrival of a command. Thus, in the case of a command from an enabled port, the memory cycle is required to start on the same clock edge that samples the command:

Starting a memory cycle involves triggering up to three out-

IEEE JOURNAL OF SOLIDSTATE CIRCU. VOL. 3C-18, NO. 3, APRIL 198




Fig. 8. Deppe filp-flop implementation. (a) Dual-phase-clock implementation.




Fig. 9. Logic module. (a) Simple mounts (b) Network of mediales

put generators and another two internal circuit blocks. In terms of logic gates, up to approximately 150 gates, distributed throughout the chip, may have to sample a single external input signal and trigger operations on the same clock edge that sampled the input. The setup time requirement for such inputs is 20 as maximum. The design problem posed by this requirement was how to but the input signals throughout the chip to the target gates without incurring unacceptable delays en route.

To minimize delay in the paths from an input pad to all the gates qualified by the input, three techniques were used:

- 1) Low-resistance input protection devices.
- 2) Metal busing.
- 3) Local TTL-to-MOS buffering.

The scheme based on these techniques is illustrated in Fig. 10. The low-resistance input protection devices along with metal busing minimize the RC delay in the path from the pad to the target gates. The optimum low-resistance input protection device was found to be a variation on the common diffused-resistor/grounded-gate-transistor combination. The series resistance of the diffused resistor was reduced to an

acceptable level by increasing its width-to-length ratio, while the width of the grounded-gate transistor was increased proportionally in order to compensate for the lowered series resistance. Most of the critical input signals are bussed over the wide T-shaped bus appearing in the upper portion of the photomicrograph in Fig. 2. Because of the large number of gates giriven by a single input, a single TTL-to-MOS buffer for the input would have suffered a large delay as a result of the large capacitive load it would have had to drive. Instead, the input signal is bused unbuffered to the target gates, where individual buffers are provided at the entry points. Although this technique requires many buffers for each input signal, it contributes to a reduction of up to 10 ns in setuptime.

is The burput delay time for the official qualified by there in puts is 35 ns maximum. Meeting this requirement was complicated by the fact that an output signal had to be triggerable off of either clock edge, depending on the configuration of the ADC. The circuit illustrated in Fig. 11 meets both requirements. It is essentially a synchronous RS-type flip-flop triggerable off of either clock edge, as determined by the signal RISE/FALL Since o is just the buffered CLK signal, it is delayed with respect to CLK. By triggering the circuit with CLK instead of with \$\phi\$, up to 5 as are saved from the overall delay time. A significant amount of overlap does exist between CLK and  $\phi$ , but since the circuit does not interface with any other on-chip modules, the overlap is nonfatal. Note the local lowvoltage source VLL composed of an inverter fied to VCC and a capacitor-connected transistor. VLL provides a voltage level of about one enhancement-mode transistor threshold for the network of transmission gates during discharge of the storage nodes. Were the transmission gates connected directly to Vas. their geto-to-source voltage would be approximately one threshold and they would leak off charge stored on the storage nodes. The capacitor-connected transistor acts as a decoupling capacitor and prevents VLL from changing during discharge of the storage nodes.

Chillian monething of Confession in

ij.

÷

ť:

- REFERENCES

  [1] The 8036 Femily User's Manual, Intel Corp., Oct. 1973.

  [2] P. Heller, R. Childa, and J. Slapz, "Memory protection moves onto 16-bit microprocessor chip," Sleemonter, vol. 55, po. 4, pp. 133–137, Feb. 24 1932.

  [3] J. Barthmaler, "Intel MULTIBUS interfacing," Application Note 28A, Intel Corp., Santa Chara, CA, 1979.

  [4] R. Jecneta, A. Bod, R. Smith, V. Kynett, C. Hut, and R. Pashler, "A 25nS 4K static RAM," ISSCC Dig. Tech. Papers, vol. 22, pp. 100–101, Feb. 1979.

  [5] M. Bazer, L. Ferrell, B. May, and R. Mebel, "Keep memory design simple yet cull single-bit errors," Electron. Dex., vol. 29, no. 20, Sept. 30 1981.

  [6] J. Altmether, "Error detecting and correcting codes, Part I." Application Note 46, Intel Corp., Santa Chara, CA, 1979.

  [7] C. Mead and L. Conway, "Introduction to VLSI Systems," Reading, MA: Addison-Wesley, 1980, ch. 7.



Mel Bazes seceived the B.S. degree in chemistry from the University of California at Los Angoles in 1968, and the M.S. degree is engineering science from the University of California at Berkeley in 1971.

Since 1977 he has been with intel irrel Ltd., Halfa, Israel, witers he has been engaged in the definition, design, and development of LSI components. He is presently Project Manager for Memory Controllers at Intel Israel.



James Nadir received the B.S. degree in electrical engineering from Rutgors University, New Branswick, Ni, in 1973.

From 1973 antil 1974 he was with RCA Corporation, where he was engaged in the development of telecommunications software and in the design of conton CMOS components. Since 1974 he has been with Intel Corporation, Santa Clara, CA, where he has been involved in the design, definition, and architectural development of data-communications, memory-controller, and other peripheral components, and of 8086-family support components.



David Perimutter was born in Tel Aviv, larsed, on November 13, 1953. He received the B.S. (magns cum isude) degree in electrical engi-mering from the Technion—larsel-institute of

necting from the Technolon-lines institute of Technology, Halfa, Israel, to 1980.

Since 1980 he has been with Intel Israel Ltd., Halfa, Israel, where he has been capaged in logic design, circuit design and simulation of NM/S circuits, supervision of chip layout, and LSI chip design verification.



Beni Mantel was born in Petach Tikvah, Israel, on May 8, 1934. He received the B.S. degree in electrical engineering from the Technicalerael institute of Technology, Halfa, Israel, in

liviel latitude in a secondary.

Since 1980 he has been with into liviel Ltd., Halfs, tirsel, where he has been empayed in logic design, circuit design, and simulation of NMCS circuits, and the development of LSI chip production test capability.

of proper techr techr

inclusion and in

BE STORES

·01: 80 .



Oner Zak was born in Jaronslam, larael, an October 14, 1956. He received the B.S. (numma cum laude) degree in electrical engineering from the Technion-Israel Institute of Technology, Ralfa, larael, 1980.

Since 1980 he has been with intel larael Lid., Ralfa, larael, where he has been involved in the design of LSI and VLSI components and their transfer to production.

### An Evaluation of Directory Schemes for Cache Coherence

Anant Agarwal.\* Richard Simoni, John Hennessy, and Mark Horowitz
Computer Systems Laboratory
Stanford University, CA 94305

### Abstract .

The problem of cache coherence in shared-memory multiprocessors has been addressed using two basic approaches; directory schemes and snoopy cache schemes. Directory schemes have been given less attention in the past several years, while snoopy cache methods have become extremely popular. Directory schemes for eache coherence are potentially attractive in large multiprocessor systems that are beyond the scaling limits of the snoopy cache schemes. Sught modifications to directory achemes can make them competitive in performance with snoopy cache schemes for small multiprocessors are substantially in the state of the same can make them competitive in performance with snoopy cache schemes for small multiprocessor applications, in used to compate the performance of standard directory schemes, modifications to these schemes, and snoopy cache protocols.

### 1 Introduction

In the past several years, shared-memory multiprocessors have gained wide-spread attention due to the simplicity of the shared-memory parallel programming model. However, allowing the processors to share memory complicates the design of the memory hierarchy. The most prominent example of this is the coche coherency or coche consistency problem, which is introduced if the system includes caches for each processor. A system of caches is said to be coherent if all copies of a main memory location in multiple caches remain consistent when the contents of that memory location are modified [1]. A cache coherency protocol is the mechanism by which the coherency of the caches is maintained. Maintaining coherency entails taking special action when, one, processor writer, to a block of data that 'exists in other caches. The data in the other caches, which is now take, must be either invalidated or updated with the new value, depending on the protocol. Similarly, if a read miss occurs on a shared data item and memory has not been updated with the most recent value tas would happen in a copy-back cache), that most recent value must be found and supplied to the cache that missed. These two actions are the essence of all cache coherency protocols. The protocols differ primarily in how they determine whether the block is shared, how they find out where block copies reside, and how they invalidate or update copies.

Most of the consistency schemes that have been or are being implemented in multiprocessors are called snoopy cuche protocols [2,3,4,5,6,7] because each cache in the system must watch all coherency transactions to determine when consistency-related actions should take place for shared data. Snoopy cache schemes store the state of each block of cached

Anant Agarwal is currently with the Laboratory for Computer Science (NE41:418), M.I.T. Cambridge, MA 02139.

data in the cache directories - the information about the state of the cached data is distributed.

Another class of coherency protocols is directory-based [8,9,10,11]. Directory-based protocols keep a separate directory associated with main memory that stores the state of each block of main memory. Each entry in this centralised directory may contain several fields depending on the protocol, for example, a dirry bit, a bit indicating whether or not the block is eached, pointers to the caches that contain the block, etc.

How do snoopy cache protocols work? A typical scheme enforces consistency by allowing multiple readers but only one writer. The state associated with a block's cached copy denotes whether the block is, for example, (i) invalid, (ii), valid (possibly shared), or (iii) dirty (exclusive copy). When a cache miss occurs, the address is broodcost on the shared bus. If another cache has the block is state dirty, the state is changed to valid and the block is supplied to the requesting cache. In addition, for write misses all copies of the block are invalidated. Similarly, on a write hit to a clean block, the address is broadcast and each cache must invalidate its copy, and general, all cache transactions that may require a data transfer or state change in other caches must be broadcast over the bus.

Snoopy cache schemes are popular because small-scale multiprocessors can live within the bandwidth constraints imposed by a single, shared bus to memory. This shared bus makes the implementation of the broadcast actions straightforward. However, snoopy cache schemes will not scale beyond the range of the number of processors that can be accommodated on a bus (probably no more than 20). Attempts to scale them by replacing the busyons with a bigher, bandwidth communication network will not be successful since the consistency protocol relies on low-latency broadcasts to maintain coherency. For this reason, shared-memory multiprocessors with large numbers of processors, such as the RPJ [12], do not provide cache coherency support in bardware.

These snoopy cache schemes also interfere with the processor-rache connection. Because the caches of all processors are examined on each coherency transaction, interference between the processor and its cache is unavoidable. This interference can be reduced by duplicating the stape and snooping on the duplicate tags. This whoever, the processor must write both sets of tags and thus arbitration is required on the duplicate tags. This impacts the cache write time which may slow down the overall cycle time, especially in a high performance machine. Attempts to reduce the bus traffic generated by cache coherency requests in a snoopy cache scheme results in fairly complex protocols. These may impact either the cache access time or the orcherency transaction time

In this paper we propose that directory-based schemes are better suited to building large-scale, cache-coherent multi-

CH2543-238 (VER) 0280501.00 € 1989 (EEE

processors, where a single bug is w. able for a communication mechanism. This paper is a less step in evaluating directory schemes using traces from real multiprocess applications. Although we do not have sufficient data to demonstrate quantitatively that the directory schemes are effective a large-scale multiprocessor, we do discuss how these directory schemes can be scaled and we demonstrate that they performance in a small-scale multiprocessor is acceptable.

We use trace-driven simulation, with traces obtained from real multiprocessor applications, to evaluate a basic directory-based coherency protocol that uses bus broadcasts and verify that its performance approaches that of snoopy cache-chemes. We then obviate broadcasts by including a valid bit per cache is each directory entry, allowing sequential invitation of multiple cached copies. Performance is not significantly degraded by this modification, and is most cases (over 15% of writes to previously-clean blocks) no more than one sequential invalidation request is necessary. Unfortunately, the need for a valid bit per cache restricts the ability to add on to an existing multiprocessor without modifying parts of the existing system. This motivates a scheme that can perform up to some small number of sequential invalidates to handle the most frequent case, and that resorts to some form of "limited broadcast" otherwise.

The paper first reviews previous directory schemes and discusses how they overcome the limitations created by snoopy cache schemes. It also proposes a general classification of these techniques, and identifies a few that seem most intercating for performance and implementation reasons. Section 3 outlines the schemes that we evaluate. We describe our evaluation method and the characteristics of our multiprocessor address traces in Section 4. Section 5 evaluates basic directory and snoopy cache schemes and discusses their performance. Section 5 then extends the discussion to include more scalable directory protocols, and Section 7 concludes the name.

### 2 Directory Schemes for Cache Consistency

7

The major problems that sacopy cache schemes possess are limited scalability and interference with the processor-cache write path. How do directory schemes address these problems? The major data tage directory schemes have over snooping protocols is that the location of the caches that have a copy of a shared data liem are known. This means that a broadcast is not required to find all the shared copies. Instead, individual messages can be sent to the caches with copies when an lavalidate occurs. Since these messages are directed (i.e., not broadcast), they can be easily sent over any arbitrary interconnection activorit, as opposed to just a bus. The absence of broadcasts eliminates the major limitation on scaling cache coherent multiprocessors to a large number of processors.

Because we no longer need to examine every cache for a copy of the data, the duplicate tags can be eliminated. Instead, we store pointers in main memory to the caches when the data is known to reside and invalidate their copies. The protocols are also simpler than the distributed snoopy algorithms because of the centralization of the information about each datum.

Several directory-based consistency schemes have been pro-

involunt in the literat. Tang's method (3) allows ciran blocks to orust in many c..., ca, but disallows dirty blocks from tending in more than one cache imost snoopy cache coherency schemes was the same policy). In this scheme, each cache maintains a dirty bit for each of its blocks, and the central directory kept at memory contains a copy of all the tags and dirty bits in each cache. On a read miss, the central directory is checked to see if the block is dirty in another cache. If so, consistency is maintained by copying the dirty block back to memory before supplying the data; if the directory indicates the data is not dirty in another cache, then it supplies the data from memory. The directory is then opdated to indicate that the requesting cache now has a clean copy of the data. The central directory is also checked on a write miss. In this case, if the block is dirty in another cache then the block is first flushed from that cache back to memory before supplying the data; if the block is clean in other caches then it is invalidated in those caches (i.e., removed from the caches). The data is then supplied to the requesting cache and the directory modified to show that the cache has a dirty copy of the block, On a write hit, the cache's dirty bit is checked. If the block is already dirty, there is no need to check the central directory, so the write can proceed immediately. If the block is clean, then the cache notifies the central directory, which must invalidate the block in all of the other caches where it resides.

Censier and Feautrier [9] proposed a similar consistency mechanism that performs the same actions as the Tang scheme but organises the central directory differently. Tang duplicates each of the individual cache directories as his main directory. To find out which caches contain a block. Tang's scheme must search each of these duplicate directories. In the Censier and Feautrier central directory, a dirty bit and a number of valid (or "present") bits equal to the number of caches are associated with each block in main memory. This organization provides the same information as the duplicate cache directory method but allows this information to be accessed directly using the address supplied to the central directory by the requesting cache. Each valid bit is set if the corresponding cache contains a valid copy of the block. Since a dirty block can only exist in at most one cache, no more than one of a block's valid bits may be set if the dirty bit is set.

Yen and fu suggest a small refinement [11] to the Censier and feathier conjustency technique. The central directory is unchanged, but in addition to the valid and dirty bits, a flag called the single bit is associated with each block in the caches. A cache block's single bit is set if and only if that cache is the only one in the system that contains the block. This saves having to complete a directory access before writing to a clean block that is not cached elsewhere. The major drawback of this scheme is that extra bus bandwidth is consumed to keep the single bits updated to all the caches. Thus, the scheme saves central directory accesses, but does not reduce the number of bus accesses versus the Censier and Featutier protocol.

Archibald and Baer present a directory-based consistency mechanism [10] with a different organization for the central directory that reduces the amount of storage space in the directory, and also makes it easier to add more caches to the system. The directory saves only two bits with each block in main memory. These bits encode one of four possible states: block not cached, block clean in exactly one cache, block clean in an unknown number of caches, and block dirty in exactly one cache. The directory therefore contains no information-

to indicate which caches contain a block; the scheme reves on broadcasts to perform invalidates and write-back requests. The block clean in seacily one cache state obviates the need for a broadcast when writing to e clean block that is not coalained in any other caches.

Two clear differences are present among these directory schemus: the number of processor indices contained in the directories and the presence of a broadcast bit. We can thus classify the settemes so Dir. X, where is the number of indices kept in the directory and X is either B or N B for Broadcast or No Broadcast. In a no-broadcust scheme the number of processors that have copies of a datum must always be less than or equal to i, the number of indices kept in the directory. If the scheme allows broadcast then the numbers of processors can be larger and when it is (indicated by a bit in the directory) a broadcast is used to invalidate the cached data. The one case that does not make sense is Dire NB, since there is no way to obtain exclusive access.

In this terminology, the Tang otherne is classified as  $Dir_nNB$ , the Censier and Feastrier scheme is  $Dir_nNB$  also, and the Baur and Archibald scheme is  $Dir_nB$ . Our evaluation concentrates on a couple of key points in the design space:  $Dir_1NB$  and  $Dir_nB$ . We will also present results for  $Dir_nNB$ .

There are two potential difficulties that prevent scalability of the directory schemes. First, if the scheme always or tenently requires broadcast, then it will do no better than the encopy schemes. Variations in the directory schemes (e.g., increasing the value of i in a DiviB scheme) decrease the requestey of broadcast. We must also examine the dynamic numbers of caches that contain a shared datum to evaluate the actual frequency of occurrence. Second, the access to the directory is a potential bottleneck. However, we will show that the directory is not much more of a bottlenech than main memory, and the bandwidth to both can be increased by having a distributed memory blurarchy rather than centralized. That is, memory is distributed together with individual processors. In addition to certain advantage in providing scalable bandwidth to the memories from the local processor, the organization distributes the directory, associating it with the individual memory modules.

## 3 Schemes Evaluated

· 阿里斯斯斯斯斯 化基金量

We will evaluate two directory schemes (called Dir, NB and Dir, NB, and two snoopy eachy schemes (Witte-Invalled the schemes) white-Invalled the and Dragon) for comparison purposes. These particular snoopy eache techniques were selected because they represent two axtremes of performance and complexity. The two directory schemes are also extremes in the number of simultaneous cached copies allowed. The following is a description of these four protocols.

The most restrictive of the lost schemes is Dir<sub>1</sub>NB in that a given block is allowed to reside in no more than one cache at a time; therefore, there can be no data inconsistency across eaches. The directory entry for each block consists of a pointer to the cache that contains the block. On a cache miss, the directory is accessed to find our which cache contains the block, that cache is notified to invalidate the block and write it back to memory if dirty, and the data is then supplied to the requesting cache. Dir<sub>1</sub>NB is included in the evaluation because it is perhaps the simplest directory-based consistency scheme and is easily scaled to support a large

number of processors.

The Dirs B is the Archibald and Baer scheme [10] outlined in the previous section. Like many consistency protects, a clean block may reside is many caches, while a distribution may exist in exactly one cache. Lavalidations are accomplished with broadcasts; a similar scheme that uses sequential invalidates in place of broadcasts (Dir. NB) will later be shown to have nearly the same purformance. For the initial evaluation, broadcasts are used in both the directory and anopping schemes because it results in a simpler cost model and allows a fair companison of the two.

Write-Through-With-Invalidate (WTI) is a simple snoopy cache protocol that reties on a write-through (as opposed to copy-back) cache policy and is used in several commercial multiprocessors. All writes to cache blocks are transmitted to main memory. Other caches snooping on the bus check to see if they have the block that is being written; if so, they invalidate that block in their own cache. When a different processor accesses the block, a cache mise will occur and the current data will be read from memory. Like Dirs B, multiple cached copies of clean blocks can exist simultaneously. Because of the high level of bus traffic caused by the write-through strategy, WTI is generally considered to be one of the lowest-performance snooping cache consistency protocols.

While the three previous schemes are all invalidation protocols, Dragon is an update protocol, i.a., it maintains consistency by updating stale cached data with the new value rather than by invalidating the stale data [13]. The cache keeps state with each block to indicate whether or not each block is shared; all writes to shared blocks must be broadcast on the bus so that the other copies can be updated. Dragon uses a special "shared" line to determine whether a block is currently being shared or not. Each cache snoops so the bus and pulls the shared line whenever it seen an address for which it has a cached copy of the data. Dragon is often considered to have the best performance among snoopy cache schemes.

### 4 Evaluation Methodology

Simulation using multiprocessor address traces is our method of scaluation. Most previous studies that evaluated directory schemes used analytical models [14,8] and those that used simulation had to make rough assumptions about the characteristics of shared memory references [10]. Because the performance of cache coherence schemes is very sensitive to the shared-memory reference patterns, both of these previous methods have the drawback that the results are highly dependent on the assumptions made. Trace-driven simulation has the drawback that the same trace is used to evaluate all consistency protocols, while in reality the reference pattern would be different for each of the schemes due to their timing differences. But the traces represent at least one possible run of a real program, and can accurately distinguish the performance of various achieres for that you.

This paper deals with the inherent cost of sharing in multiprocessors and the memory traffic required to maintain cache consistency. We therefore exclude the misses caused by the first reference to a block in the trace because these occur in a uniprocessor infinite cache as well. The additional overhead due to multiprocessing now consists of (i) the extra misses that occur due to fetching the block into multiple caches and (ii) the cache consistency-related operations. Our results represent exactly this overhead. We wish to molate and measing a coherent shares, emory system in a multiplocessor. To this end our simulations use infinite caches disminate the traine caved by interference in finite caches. The performance of an infinite cache is also a good approximation to that of a very large cache, where the miss rate is constitully the cost of first-time fetches. Moreover, the performance of a system with smaller caches can be estimated to first order by adding the costs due to the finite cache size. Typical cache miss rates are reported in [15.16].

### 4.1 Performance Measures

Portion of

To determine the absolute performance of a multiprocessor system using total processor utilizations, a simulation must be carried out for every hardware model desired. A problem with this approach is that the sharing characteristics may change because the simulation model is different from the hardware used for gathering data.

We would like a metric for performance that is not tied to any particular processor or interconnection network architecture. We use the communication cost per memory reference as our basic metric. This cost is simply the average number of cycles that the bus (or network) is busy during a data transfer from a cache to another cache, eache to directory, and from cache to or from main memory. We refer to this metric simply as bus cycles per mumory reference. This metric abstracts away details of how the directories are implemented, either as centralized or distributed. It also requires no assumptions about the relative speeds of local and non-local memories, local and non-local memories, local and non-local memories.

Since the snoopy cache schemes require a bus-based architecture, we often talk of a bus in our directory models. However, the directory schemes we discuss are general enough to work in any network architecture. While the bus cycles metric allows us to compare the relative merits of various cache consistency schemes, it cannot indicate accurately the absolute performance of a multiprocessor. However, is lightly loaded systems, multiprocessor performance ould still be approximated to fart order from the number of bus cycles used per memory reference.

The bus cycles per reference for a given cache consistency scheme are computed as follows. First we measure event the quenches for various schemes by simulating multiple infinite caches, where events are different types of memory references. The simulator reads a reference from a trace and takes a set of actions depending on the type of the reference, the state of the referenced block, and the given cache consistency protocol.

The event frequencies are now weighted by their respective costs in bus cycles to give the aggregate number of bus cycles used per reference. For example, a cache miss event might require 3 bus cycles of communication cost (1 cycle to send the address, and 4 cycles to get 4 words of data back). If the rate of eache misses is, say, 1%, then the hus cycles used up by cache misses per reference is 0.03. In like manner, the costs due to other events are added to get the aggregate cost per reference. Since the choice of the hardware model (i.e., coit per event) is independent of the event frequencies, we need just one simulation run per protocol to compute the event frequencies, and we can then vary costs for different hardware models.

Details of traces used in simulations are given in Sec-

tion 4.4. The ble "size used throughout this paper is 4 words [14 bytess." in a. — e schemes we assume that instructions do not cause any cache consistency related traffic. In addition, we do not include the bus traffic caused by instruction misses in our performance estimations.

### 4.2 Event Frequencies

The event types of interest in a particular scheme are those that may result in a bus transaction. All the schemes require the frequency of read and write muses fread-mais or rm and write-mass or mm. Depending on the scheme some other events fatter are also needed:

- The Dragon events include the fraction of references to blocks that are clean or dirty in another cache on a read or write miss [rm-blk-cln, rm-blk-drty, rm-blk-cln, and om-blk-drty]. The clean and dirty numbers indicate when a block is supplied by another cache as opposed to from main memory. In addition, we need the frequency of write updates to blocks present in multiple caches on a write blt [rd-h-distrib].
- The write-through scheme requires the frequency of writes (write) because all writes are transmitted to main memory.
- In the Dir<sub>1</sub> NB scheme, we need the fractions of read and write references that miss in the cache, but are present in a dirty or clean state in snother cache (rm-blk-cln, rm-blk-drty, wm-blk-cln, and wm-blk-drty). These events indicate when invalidation requests must be sent to another cache and when dirty blocks have to be written back to main memory.
- In the DiraB scheme, in addition to the four events for the DiraB scheme, we need the proportion of write hits to a clean block (wh-blit-ch). This event represents queries to the directory to check whether the block resides in any other cache and has to be invalidated. We also measure the distribution of the number of caches the block resides in during a possible invalidation situation to determine the impact of various invalidations methods. The various invalidation methods include full broadcast, limited broadcast, and sequential invalidation messages to each cache.

# 4.3 Bus Models

The bus cycle costs for the various events depend on the sophistication of the bus and main memory. The examplem given in this paper use the bus timing depicted in Table 1. From this basic bus model, and some assumptions about the sophistication of the bus, we can estimate the cost in bus cycles for each of the events that case bus traffic. Because the costs can differ depending on the type of bus or interconnection network used, we will use two bus types of widely diverse complexity to give an idea of bow the schemes will perform over a range of bus and memory organizations. On the sophisticated end of the spectrum, we use a pipelized bus model that has separate data and address paths. At the other call we use a non-pipelized bus that has to multiplex the address and data on the same bus lines. The data transfer which of both buses is assumed to be one word (23 bits).

For the pipelized bus with separate lines for address and data, memory or non-local cache accesses cost 3 cycles [1]

Table 1: Timing for fundamental bas operations.

Dus Operation	Bus Cyties &
Dend address	1
Transfer I data word	! !
Invalidate Walt for Directory	1
Wait for Memory	5
Wait for Cache	i

Table 2: Summary of bus cycle costs.

Access Type	Pipelined bus	Son-Pipelined Bus
mem access	3	7 7
cache access	5	1 6 1
write back		1 4 1
iovalidate	1 1	1 1
wt ot wab	1	1 : 1
dir sccess	1	3

cycle to send the address and 4 cycles to get the data). The bus is not held during the access. Write-backs cont 4 cycles: the first cycle sends the address and the first data word; the remaining 3 words are sent in the next three cycles. When the data is transferred to memory during a write-back, the requesting cache also receives it. The bus cycles used for data transfer are then counted under the write-back category. A write-through to memory or a write update to another cache is 1 cycle. A directory check uses 1 cycle to send the address, and invalidates are also 1 cycle.

In the non-pipelined bus model, the bus has to be held during the memory or non-local cache access. Here a memory access costs 7 cycles, 1 cycle to send the address, 2 cycles to wait for the memory access, and 4 cycles to get the data. An access from another cache is 6 cycles, and takes a cycle less than the memory access because the cache access wait is only one cycle. Write-backs still cost 4 cycles; the waiting for memory is counted under the memory access category, and the bus need not be held while the write into memory is taking placa. As in the pipelined bus, the data is also received by the requesting cache on a write-back. A write-through or a write update to another cache is 2 cycles, 1 cycle to send the address and 1 cycle to send the data word. A directory check is 1 cycles, 1 cycle to send the data word. A directory check is 1 cycles, 1 cycle to send the data word. A concess the directory. When possible the directory access is overlapped with memory access. Invalidations cost 1 cycle. These costs for the pipelined and non-pipelined bus models are summarized in Table 2.

In the non-pipelined bus, once the address and the data have been sent to memory or to another cache on a write (or write-back) operation we assume that the bus need not be held while data is being written into memory. This is a simplifying assumption and is usually true if memory is interleaved. We also assume that broadcast invalidates, like a single invalidate, take 1 cycle. We do not attempt to model the impact of broadcast invalidate on the bus cycle time.

### 4.4 Multiprocessor Trace Data

martin be believe as pro-

The traces used for simulation are obtained using a multiprocessor extension of the ATUM address tracing scheme [17]. The multiprocessor used for tracing was a VAX 8350 with

1+4

Table 3: Summary of times characteristics. All numbers are in thousands.

Irace	Kels	lastr	Dita	וואם	Liet	570
POPS						
THOR					2727	
PERO	3508	1834	1266	409	3242	266

four processors. An address trace contains interleaved address atteams of the four processors. CPU numbers and process identifiers of the active processes are also included in the trace so that any address in the trace can be identified as coming from a given CPU and given process. A cuttent limitation of ATUM traces is that only four-CPU traces can be obtained. We are currently developing a multiprocessor simulator that builds on top of the VAX T-bit mechanism and can provide accurate simulated traces of a much larger number of processors.

The traces show some amount of sharing between processors that is induced solely by process migration. The characteristics of migration-induced sharing is significantly different from sharing present in the application processes [18]. We would like to exclude this form of sharing from our study since a large multiprocessor would probably try to minimise process migration. Therefore, for this study, we consider sharing between processes (as opposed to sharing between processors), which means that a block is considered shared only if it is accessed by more than one process. Because the time sequence of the references in the trace is strictly maintained, the temporal ordering of various synchronization activities in the trace, such as getting or releasing a synchronization lock, is still retained. As a check on this model, we collected all our statistics based on both process sharing and found that the numbers were not significantly different. The similarity is due to the few instances of process migration in our traces.

We currently use three traces for this study. The traces are of parallel applications running under the MACH operating system [19]. Table 3 describes the characteristics of the traces used for this study. POPS [20] is a parallel implementation of OPSS, which is a rule-based programming language. THOR is a parallel implementation of a logic simulator done by Larry Soule at Stanford University. PERO is a parallel VLSI router printing by-Jonatham Renet at Stanford-Allifacan include operating system activity, which comprises roughly 10% of the traces.

The traces show a larger-than-usual read-to-write reference ratio due to spins on locks in POPS and TEOR. The spins correspond to the first test in a test-and-test-th-set synchronization primitive. These appear as reads of a data word. Roughly one-third of all the reads correspond to reads due to spinning on a lock. We will look at how the number of spins on a lock affect the performance of eache consistency schemes in Section 5.2. The ratio of reads to writes in PERO is also high, but this reference behavior is a result of the algorithm used in the program.

....

### Evaluation of I rectory-Based and Snoopy-Cache Protocols

The first step in evaluating the four consistency schemes is to measure the frequency of each type of reference. Table 4 gives a breakdown of the various types of references that take place in the four schemes and their relative frequencies, averaged across the three traces. All numbers in this table are shown as a percentage of the total number of references.

- Table 4: Event frequencies. The numbers are shown asa percentage of all references. The fractions in each subcategory add up.

Lvent		emes		
Туре	Dirt. NB	जा	DiroB	Draen
IDALE	49.72	49.72	49.12	49.72
read	37.82	39.82	37.82	39.82
rd-hit	31.32	38.88	28.88	39.20
rd-miss(rm)	5.18	0.62	0.62	0.30
rm-blk-cin	4.78		0.23	0.14
rm-blk-driy	0.40		0.40	0.17
em-first-ref	0.32	0.32	0.32	0.32
write	10.46	10.46	10.45	10.46
wrt-hit(wh)	10.19	10.25	10.25	10.36
wh-blk-cla			0.41	
wh-blk-dity			9.84	
wb-distrib			1	1.74
wh-local			1 - 1	8.62
wit-mine(wm)	0.17	0.12	0.11	0.02
wm-blk-cin	0.08		0.02	0.01
wm-blk-drty	0.09		0.09	0.01
wm-frat-tel	0.08	0.08	0.08	0.08

LEGEND	
instr	Instructions
read	Reads.
rd-hit	Read hits
ed-miss(em)	Read misses
rm-blk-cla	Read miss, bik clean in another cache
rm-blk-drty	Read miss, blk dirty in another cache
rm-frat-ref	Read miss, first reference to the blk
write	Writes
The Attended	Maria - Maria
wn-bis(wb) wh-bik-cia	Write hil, bik clean in the same cache
wh-blk-drey	Write bit, bik dirty in the same cache
wh-distrib	Write hit, block also in another cache
wb-local	Write bit, blk not in another cache
wrt-miss(wm)	Write miss
wm-bik-cin	Write miss, blk clean in another cache
wm-blk-drty	Write miss, blk dirty in another cache
wm-first-ref	Write miss, first reference to the bik

THE WATER STATE

We can make several useful observations about the cache behavior as well as the data sharing behavior of the traces from these event counts. The most obvious feature of the numbers for the Dir, NB consistency scheme is the high rate of data read misses (5.11% of all references), indicating a high penalty for allowing a block to reside in no more than one cache at a time. The Dir NB numbers also show a low rate of data write missee (0.17% of all references), which implies that most data writes occur on blocks which have first been

che via read misses. Futthermate, it is de orai edgeord usually the case that no other process accesses those blocks between the read immediately precess accessor used blocks between the read immediately preceding a write and the write itself, since this attantion would result in a write mus for the Dir, NB scheme. The Dira B consustency technique, on the other hand, shows a much smaller rate of read musers (0.62%) than Dirt. VB. illustrating that most of the muses incurred in Dir, NB were caused by read sharing among multiple pro-

The fact that the reference rates for the WTI method match those of DireB brings up an interesting point. A cathe consistency protocol can be thought of as being made up-of-two-parts: a specification of the state changes of the up-of-two parts: a specification of the status changer of the data in the caches (e.g., when is data brought into the cache, invalidated) and the protocol which is used to accomplish that specification (e.g., write-through with bus snooping, centralized directory). The Irequency with which each of the events listed in Table 4 occurs depends only on the sate change specification, not on the method used to implement it. Since DiraB and WTI both rely on the same basic data sate-change model of allowing multiple sached content of the same conte it. Since DiraB and WTI both fely on the same basic data state-change model of allowing multiple eached copies of clan blocks but only a single copy of dirty blocks, their event fre-quencies are identical. (Rowever, they do differ in that DiraB allows main memory blocks to become state with respect to cache blocks. This distinction and the difference in cost associated with some events accounts for their disparity in performance.) This basic state-change model is also found in some other consistency schemes [7] and the event frequencies for Dire. B and WTI are valid for these as well.

The Dragon consistency mechanism differs from the others in Table 4 because it is an update protocol rather than ers in Table 4 because it is an update protocol rather than an invalidation protocol. For this reason the miss rates are very small in an infinite cache; ofce a block is loaded into a cache, it remains there forever. The most important events for Dregon are not cache misses, but rather write hits that cause a bus transaction. The numbers in the table indicate that roughly one-sixth of all writes require a bus broadcast to perform a write update.

Viewing the event frequencies in absolute terms (rather than in relation to the frequencies in other schemes) can prothat is relation to the frequencies in other schemes) can provide some insight into the amount of overhead generated by enforcing cache consistency in a multiprocessor. One simple metric of this overhead (for an invalidation protocol) is the increase in the cache miss rate due to the invalidations required to ensure consistency. Since they were generated as inglishatic caches, the miss rates in Table 4 are an upper bound on the amount by which the miss rate of a finite-sized cache will increase. From Table 4 we can compute the component of the mis state of the first state of t the component of the miss rate due to invalidations caused by cache coherency. Because there are no invalidations in the Dragon scheme, its miss rate is the native miss rate for the Disgon scheme, its must rate in the native must rate for these traces. From Table 4, the data component of the native must rate is 0.72%. Therefore, the difference between the Dira B data miss rate and the native data miss rate is 1.13 - 0.72 = 0.41% which is the miss rate component due to cache coherency. Consistency-related minus therefore com-prise 0.41/1.13 = 36% of the total minus rate.

In invalidation schemes like Dira B. a write to a previously-

Accesses to lock variables - a successful test followed by a test

and set in the test-and-tigs-f--see primitive - are an example.

The coherency-related mines will be fever on a finite-fixed cache because some of the blocks that would be envalidated to enforce consistency in an infinite eache have abroady been purged in a fixing cache due to cache interference.




Figure 1: Number of eaches in which a block must be invalidated on a write to a previously-clean block.

clean block must invalidate that block in all other caches that have a copy. This is the case for two events in Table 4: umblk-cln and ub-blk-cln. Figure 1 shows the histogram of the number of other caches that contain a previously-clean block when it is written (i.e., when one of the above two events occurs). This number is equal to the number of caches in which a clean block must be invalidated when it is written. The figure shows that on awarage, over 85% of the writes to previously-clean blocks cause invalidations in no more than one cache. This points out the inefficiency in using a bus broadcast to accomplish the lavalidation operation, and suggests some possible canhancements to directory-based consistency achemes which will be discussed shortly.

Figure 2 shows the average number of bus cycles per reference, calculated as described in Section 4. The two endpoints of each bar represent the performance of the pipelined and one-pipelined buses. The performance of Dirip Bapproaches that of the Dragon scheme for this metric. Not surprisingly, Dirip MB and WTI are much worse that the direction of the Dragon shows the best performance because the cost of a write update is assumed to be much lower than the cost of an inradiation and a subsequent mins. Figure 3 shows the average number of bus cycles per reference for the individual traces. The numbers for the POPS and TBOR traces are similar, while those for PERO are much smaller. The chief reason is that the fraction of references to shared blocks in PERO is much smaller than in POPS and TBOR. Asother observation is that the relative performance of the four schemes does not depend strongly on the sophistication of the bus. For the remainder of the paper we will focus on the pipelined bus for brevity.

Table 5 shows the breakdown by operation of the average number of bus cycles per reference. DiraB is shown to use




Figure 2: Range of bus cycle requirements (average). The low value of each bar corresponds to the pipelined bus and high value to the non-pipelined bus.




Figure 3: Range of bus cycle requirements for the individual traces. The low value of each bar corresponds to the pipelined bus and high value to the non-pipelined bus.

The number of times that invalidations occur in no more than one cache, computed as a fraction of all references that may require invalidations, is even larger. Such references, in addition to write that occur to previously-clean blocks, include read/write misecs to blocks dirty in another cache (mi-lik-drty, wm.lik-drty), which require exactly one invalidation.

versus 0.0316). The performance of Dirad in a real system is closer to Dragon than this metric is ... tes because the fixed costs of references which use the bus impact Dragon more severely, as pointed out in Section 5.1.

As an interesting aside, the DiraB event frequencies can be used to estimate the performance of the Berkeley Ownership protocol [7] by modifying the DiraB cost model. The cost models are different because DiraB has to probe the directory to find out whether it needs to do an invalidate, while the Berkeley scheme gets this information from the state of the block in the cache. The cost model for the Berkeley scheme is thus derived from the DiraB scheme by trivially setting the directory access cost to 0 bus cycles. With this model, the number of bus cycles consumed by an average reference in the Berkeley scheme is 0.0409, placing it roughly midway between the DiraB and Drugon schemes.

Table 5: Breakdown of bus cycles for the pipelined bus. The category "wt or wup" stands for write-through in the tVTI scheme and write update in the Dragon scheme. Note that directory accesses can always be overlapped with memory accesses in Dira NB.

Access	Schemes					
Type	DiriNB	WII	DiraB	Dragon		
mem access	0.2479	0.0369	0.0173	0.0160		
write back	0.0196		0.0196			
invalidate	0.0535		0.0081	٠.		
At O! AID		0.1037	•.	0.0176		
dir access			0.0041			
complative	0.3210	0.1406	0.0491	0.0336		

The data in Table 5 is shown graphically in Figure 4. The figure depicts the breakdown of the bus cycles as a fraction of the total number of bus cycles used by each scheme, highlighting the relative importance of various events. In Dir, NB, for instance, the high mins rate on clean blocks makes the number of bus cycles spent on lavalidations and write-backs small compared to the number of memory accesses. Not surprisingly, most of the bus cycles consumed in WTI are due to the write-through cache policy. The Dragon scheme splits its bus cycles evenly between loading up each cache with data and uring the bus on write hits to keep that data consistent.

that cannot be overlapped, with memory accesses is small relative to the total number of cycles. This result diminished previous concerns that the directory itself could be a major performance bottleneck. In fact, the required directory bandwidth to only slightly higher than the bandwidth to memory. Techniques used to increase available memory bandwidth, such as distributing memory with the individual processors, can be applied to the directory as well. The fraction of cycles spent on invalidations is low, which implies that increasing this cast by a small factor will cause a relatively small increase in the total number of low cycles used by Dir.B. This result indicates that invalidating data in caches sequentially (rather than using a bus broadcast) may be viable without severely degrading performance. This case will be evaluated

The data in Ta<sup>1</sup> I can be used to determine the system performance in a red-bus caviranment. The number of bus cycles consumed by a reference in the best scheme with a sophisticated bus is about 0.02 on average. In other words, a spokessor will use a bus cycle every 10 references, or a bus cycle every 15 instructions since on average each instruction in the traces makes one data reference. (We assume instruction misses do not cause bus transactions.) A 10-MIPS processor will therefore require a bus cycle every 1500m, and a bus with a cycle time of 100ms will only right a maximum performance of 15 effective processors. This limit is an optimistic upper bound because we have not included the bandwidth requirements of instruction misses, the effects of finite data caches, or the effects of bus contention.




Figure 4: Bus cycle breakdown in the various schemes as a fraction of the total number of bus cycles used in the scheme. The code dir is directory access, inv is invalidate, wh is write-back, memoce is memory access, wt is write through, and wup is write update.

### 5.1 System Performance

Total system performance cannot be determined from the bus cycles metric alone. A better metric for this purpose is average memory access time as seen by each processor, but this metric requires many assumptions about the implementation of the memory hierarchy. Regardless of the memory system details, it is clear that the additional waiting time beyond the number of bus cycles for a reference as seen by the processor will be at least one bus cycle time. This additional "bus cycle" is used for initial cache access, propagation delay through the bus controller, and bus arbitration. Figure 5 shows the average number of bus cycles per bus transaction for each of

The Berkeley scheme, in addition, uses a different state for a diny block that becomes shared to enable the cache to supply a block rather than memory. This optimization does not impact our performance metric in the pipelined bua.

the schemes. Because the average Dragon consulter than Drago, the performance of the Dragon scheme will be more sensitive to changing that cost by a constant value. Consequently, for the metric of average memory access time as seen by the processor, we would expect Dragon to show less of an advantage than with the bus cycles metric.

Even using the bus cycles metric we can get an idea of the effect of adding a small constant number of bus cycles to the cost models. If g bus cycles are added to the cost of each bus transaction, the performance for Dragon is given by 0.0336 + 0.0206g and the performance for Diraß is given by 0.0491 + 0.0114g bus cycles per reference. For example, with g m 1 Diraß niced tolly 12% more bus cycles than Dragon, as compared with 45% in Figure 2.

# 5.2 Impact of Spin Locks on Cache Consistency Performance

Spin lock reads, severely degrade the performance of the Dir, NB scheme as measured by-our bus cycles metric. The number of bus cycles in Dir, NB is over a factor of six greater than the number osed by Dirs B. As mentioned earlier on-third of the reads in POPS and THOR are due to spins on a lock. Because two processes often spin on the same lock, locks frequently bounce back and forth between two caches in the Dir, NB scheme. To verify this phenomenon, we ran a set of experiments excluding all the tests on locks in the three traces. As expected Dirs B gave the same performance as before, while the performance of Dir, NB improved significantly (from 0.32 to 0.12 bus cycles per reference).

The impact of spin locking on the performance of the Dir, NB scheme is also interesting to another light. Software cache consistency schemes that flush a critical section from the cache after each use will behave like the Dir, NB scheme. For reasonable performance, these schemes must take special care in handling locks.

### 6 Directory Scheme Alternatives for Scalability

The need to perform full broadcasts limits the potential to need a multiprocessor to a large-number of processors. To obviate full broadcasts, pointers to all caches containing a block can be maintained in the directory (Diranh [9]). In this scheme, sequential invalidations are sent to each of the caches denoted by the pointers instead of eding a full broadcast. We evaluated this scheme assuming that each invalidation consumes one bus cycle. The number of bus cycles per reference for a pipelined bus increases from 0.0491 in the full broadcast case (Diranh 10 0.0499 in the sequential invalidate case (Diranh 8). The performance degradation is small because often no more than one invalidation is accusary.

Although the sequential invalidation scheme has comparable performance to the broadcast scheme, the directory size increases in proportion to the number of processors. The next scheme that we discuss capitalizes on the observation that a single invalidation request in the most common case. The directory maintains exactly one pointer and a broadcast bit




Figure 5: Average bus cycles per bus transaction in var-

per block (Dir, B). If more than one cache has a block the breadcast bit is set. When the directory is queried, a single invalidation request is issued if the breadcast bit is clear; otherwise, the invalidation must be breadcast. While it is hard to quantize the exact effects of breadcasta, the following simple model can help indicate the performance of such a scheme. Suppose that a single invalidation takes one bus cycle as usual, and that a breadcast uses b cycles. With this simple model, this directory acheme requires 0.0483 +0.00066 cycles per memory reference. This scheme can be extended to use i pointers (i > 1) and a broadcast bit (Dir.B). The breadcast requirement can be eliminated if the number of allowed copies of a block is restricted to it as in the scheme denoted Dir.NB. This scheme trades off a slightly increased miss tate for a voiding broadcast adtogether.

We can also use limited broadcasts if the caches where block copies exist are known. The number of bits in the main memory directory can be reduced by storing a simple code representing a set of caches. which is a superret of all cachos with a copy of the block. For example, consider storing a word with a digit where each digit takes on one of three values: 0,1, and both. If each digit in the word is either a 0 or a 1, then the word is in the tax to exactly one cache in the system. If any digit is coded both, then the word denotes caches whose indices may either be a 0 or a 1 in that digit, but match the rest of the word. If i digits are coded both, then 2' caches are denoted. In like manner, we can code a set of caches that includes all block copies. Each digit can be coded in 2 bits, thus requiring 2log(n) bits in a system with a caches.

As the above examples show, a class of directory schemes exist that can trade off a small amount of performance for scalability and ease of implementation. An accurate evaluation of the tradeoffs will require traces from a much larger number of processors.

<sup>\*</sup>Note that our data was obtained from a machine with only four processors. We are trying to obtain traces for a much larger number of processes and hope to extend our results shortly:

### 7 Conclusions

This paper shows that directory-based cache consistency schemes are an interesting approach for providing shared memory in a large-scale multiprocessor. The directory structure removes the major limitation of snoopy-cache schemes—the reliance on broadcasts—while providing similar efficiency in bandling shared references. The bandwidth requirement to the directory, long cunsidered a potential bottleneck, is shown to be not much more severe than the memory bandwidth need. The basic tandwidth limitation to the memory and the directory can be mitigated by distributing them on the processor boards. This technique allows the bandwidth to both the memory and the directsory to scale with the number of processors.

We evaluated the performance of directory schemes in a small-scale multiprocessor environment using stace driven simulation. The performance of the directory protocols is reasonably competitive to the snoopy cache schemes. In addition the simulations show that most blocks that are written into are present in only a small number of other caches, which makes broadcast invalidates inefficient. This result suggests that a directory structure that stores with each block only a small number of pointers to caches containing the block is sufficient. If this data holds for large-scale multiprocessors, directories will provide an efficient method of implementing shared memory.

### 8 Acknowledgements

Our thanks to Roberto Bisiani and the Speech Group at CMU for letting us use their VAX \$330 to obtain traces. Dick Sites made multiprocessor ATUM possible, and Digital Equipment Corporation lent the ATUM microcode to us. Jonathan Rose helped with the PERO program and Larry Soale with THOR. The research reported in this paper was funded by DARPA contract MDA903-83-C-0335. Richard Simoni is partially supported by a National Science Foundation Graduate Fellowship.

### References

- [1] glames Architeld and Jenn-Lou Backs Cathe Catherne Protocols: Evaluation Using a Multiprocessor Simulation Model. ACM Transactions on Computer Systems, 4(4):273-298, November 1986.
- [2] James R. Goodman. Using Cache Memory to Reduce Processor-Memory Traffic. In Proceedings of the 10th Annual Symposium on Computer Architecture, pages 124-131, June 1983.
- [3] Charles P. Thacker and Lawrence C. Stewart. Firefly: a Multiprocessor Workstation. In Proceedings of ASPLOS II, pages 164-172, October 1987.
- [4] Frank S. J. Tightly Coupled Multiprocessor System Speeds Up Memory Access Times. Electronics, 57, 1, January 1984.
- [5] Mark S. Papamarcos and Janak H. patel. A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories. In Proceedings of the 12th International Symposium on Computer Architecture, pages 348-354, June 1985.

- [6] L. Rudolph and Z. Segall. Dynamic Directioned Cache Consistency times for MIMO Parallel Processors. In Proceedings of the 12th International Symposium on Computer Architecture, pages 180-187, June 155.
- [7] R. H. Katz, S. J. Eggers, D. A. Wood, C. L. Perkins, and R. G. Sheldon. Implementing a Cashe Consistence Protocol. In Proceedings of the 12th International Synaposium on Computer Architecture, pages 276–233, June 1985.
- [8] C. K. Tang. Cache Design in the Tightly Coupled Muttiprocessor System. In AFIPS Conference Proceedings, National Computer Conference, NY, NY, pages 743-723, June 1976.
- [9] Lucien M. Censier and Paul Feauvier. A New Solution to Coherence Problems in Multitache Systems, IEEE Transactions on Computers, c-27(12):1112-1115, December 1978.
- [10] James Archibald and Jean-Loup Baer. An Economical Solution to the Cache Coherence Problem. In Proceedings of the 12th International Symposium on Computer Architecture, pages 355-362, June 1983.
- [11] Wei C. Yen, David W. L. Yen, and Ming-Sun Fo. Data Coherence Problem in a Multicache System. IEEE Transactions on Computers, c-34(1):56-65. January 1985.
- [12] G. F. Pfister, W. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfelder, K. P. McAubffe, E. A. Melton, A. Norton, and J. Weiss. The IBM Research Parallel Processor Prototype (RPJ): Introduction and Architecture. In Proceedings ICPP, pages 784-771, August 1985.
- [13] E. McCreight. The Dragon Computer System: An Early Overview. Technical Report, Netox Corp., September 1984.
- [14] Michel Dubios and Faye A. Briggs. Effects of Cache Coherence in Multiprocessors. In Proceedings of the 9th International Symposium on Computer Architecture, pages 299-308, May 1982.
- [15] Alan Jay Smith. Cache Memories. ACM Computing Surveys, 14(3):473-530, September 1982.
- [16] Anant Agarwal. Analysis of Cache Performance for Operating Systems and Multiprogramming. PhD the Market Scientific State of Cache Company Company Systems Laboratory Mary 1981. Available as CSL-TR-87-323.
- [17] Richard L. Sites and Anant Agarwal. Multiprocessor Cache Analysis using ATUM. In Proceedings of th. 15th International Symposium on Computer Architecture, June 1988.
- [18] Anant Agarwal and Anoop Gupta. Memory-Reference Characteristics of Multiprocessor Applications unde MACH. In Proceedings of SIGMETRICS 1982, Ma-1988.
- [19] Robert Baron, Richard Rashid, Ellen Siegel, Avadi Tevanian, and Michael Young. MACII-1: An Operating System Environment for Large-Scale Multiprocesso Applications. IEEE Softwere, July 1925.
- [20] Anoop Gupta, Charles Forgy, and Robert Wedig. Par allel Architectures and Algorithms for Rule-Dased Systems. In Proceedings of the 13th Annual Symposium of Computer Architecture, June 1986.

المناج والمالية

-3273

# SUPERFAST BUS SUPPORTS SOPHISTICATED

# TRANSACTIONS

DAVID HAWLEY, NATIONAL SEMICONDUCTOR CORP., SANTA CLARA,

A

new standard computer bus with the

muscle to match the speed of the next generation of 32-bit systems is about to bow. Now being balloted by the IEEE, the proposed P896 Futurebus + standard promises a maximum data-transfer rate of better than 50 million transfers/s, a 500 percent improvement over current 32-bit buses. What's more, Futurebus + will be extendable to 256 bits.

The new bus will offer a lot to system designers. Its extremely high data-transfer rate makes it attractive for high-performance I/O operations, such as FDDI or high-resolution graphics. The fine task scheduling provided by the arbitration protocol is a requirement for real-time systems.

863 FH PG 0578

Also, its cache coherence, ir "age passing, and split-transaction is off allow the design of efficient militipro-Cessing systems. The standard has generated significant technological advances throughout its long development, starting 10 years ago as the original Future-bus. These include the creation of Backplane Transcrivet Logic to boost bus performance, the development of highperformance asynchronous and sourcesynchronous data-transfet protocols, and the formulation of a unified theory of cache coherence. It is currently being examined with great interest by the user community as a step beyond the cutrent generation of 32-bit TTL standards, such as the VMEbus and Multibus II. As it has the possibility of becoming a universal standard bus, it deserves close considerarion by anyone designing a backplane-

The performance of Futurebus + can be espected to vary from system to system, depending largely on the data-transfer mode supported. The synchronous, full-handshake mode (similar to that of the old Futurebus) uses burnt transfers and can be espected to peak between 20 million and 25 million transfers. A new soutce-synchronous mode should operate at over 30 million transfers/s with the next generation of silicon support. Because Futurebus+supports data-path widths of 32, 64, 128, and 236 bits, a raw data-transfer rate of 1.6 Obytews/s it conceivable. Even at 32 bits, the 200-Mbytes/s source-transfer rate is five times the peak of VMEbus or Multibus III.

The original Futurebus standard was designed by a small group of dedicated visionaries without major corporate backing. The P896 committee, formed by the IEEE in 1979, wanted to create a single industry-standard 32-bit bus for multiprocessing systems. By the time the standard was approved by the IEEE in 1987, though, the industry-designed VME and Multibus II buses had already established a firm hold in the market-place.

At the same time, the performance of these buses was being stretched to the limit by the new generation of cachebased reduced-instruction-set processors. So, rather than sisk obsolescence, the manufacturers of existing 32-bit systems looked for a new platform upon which to develop applications. Future-but was the only high-performance standard that could be revised and extended to meet the latest system requirements. That's because there is no large hase of products already designed to the Future-

READ CAONE CAONE
READ CAONE
READ STIM SEOADCAST
WEITE SEOADCAST
WEITE SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST
SEOADCAST

Figure 1, Patarobus + provides transactions beyond the basic read and write to memory, Lifficiant configuraceass packs-colorrosco graduate, require that the bas support cache-induced intervention and brandons.

bus standard, and its specs are still

The designers of the original Futurebus had already anticipated many of the extensions, such as faster data transfer and the caching protocol, and so the process of revising the standard went

THE FUTUREBUS

STANDARD HAS GENERATED

SIGNIFICANT TECHNOLOGICAL

ADVANCES THROUGHOUT ITS

fairly quickly. A number of the changes, however, were incompatible with the 1987 version, and so the new P896 standard was renamed Futurebus +. Currently in ballor are documents covering the mechanical, electrical, arbitration, data-cransfer, and bus-management layers of the specification, as well > the caching and message-passing protocols.

LONG DEVELOPMENT

Expected to follow in short order are documents on the use of Futurebus + in real-time and high-availability systems and those that describe special requirements for industrial and military operating environments. Standard bridges are also being specified to VMEbus and Multibus II.

Futurebut to be been entitled to vendors of existing 32-bit buses, including the vent international Trade Association and the Multibus Manufacturer's Group. It also has been selected by the U.S. Navy as one of the standards for future computer contracts.

The high speed of Fururebus + is due to backplane transceiver logic, which was first produced by National Semiconductor in 1984. BTL was designed specifically to drive backplane transmission lines and provides the fastest possible bus interface in a CAGO or TTL environment. Its characteristics are the foundation upon which the Futurebus + procedor rests.

BIL drvices use open-collector driven with an output capacitance of only 3 pt (possible because the drive transistor is isolated from the bus by a series Schottky diode). This allows the combined formation, nector, trace, and package capacitance to

..........

HIGH PERFORMANCE STITIME 9

t<sub>m</sub> timired to 10 pf for each tlor, intering the impedance of the backplane. A also operates with a reduced signal swing of only 1 V and a precisely controlled switching threshold of 1.35 v. The recult is that the backplane can be properly terminated at its fully loaded impedance, while allowing the drivers to cleanly rwitch the bus signals with only 50 ma of drive current.

With this interface technology, a bus designer can guarantee that a tignal will cross-the laput thresholds of every receiver on the backplane on the incident edge of the propagating wavefront. A STL bus never has to write for reflections to settle before signals can be sampled. This allows Purturbus to implement much more efficient and high-performance data-transfer protocols than any TTL-based competitor.

#### E ARBITRATION

The Futurebus spec carefully works out so arbitration procedure designed to opelmize the scheduling of requests from multiple modules and to prevent more than one module from trying to transfer data on the bus at the same time. Futurebus + provides a large number of priority levels fer accurate real-time task scheduling, as well as a fairness protocol that allows an even allocation of bus bandwidth to multiple modules. The arbitration takes place on its own independent set of lines in parallel with transfers on the data bus. The Futurebus arbitration mechanism provides a number of other mechanism providers and the detection and recovery, parking, bus-master identification, emergency messages, and a live insertion-and-withdread mechanism for-board replacement in high-availability avacema.

A real-time system requires that task priorities be assigned accurately. This guarantees the deadlines of periodic system tasks, decreases the response farency of the system to asynchronous events, and ensures that critical tasks will be completed even under heavy system loads. In order to achieve a high degree of task scheduling, Pururelant + provides up to B bits (236 levels) of priority, which can be assigned dynamically to all system maks.

In priority arbitration, the competing module with the highest priority always wins, and there is no limitation on the frequency of bus requests. Those modules that are subject to resi-time constraions can be assigned priorities based on the maximum fasencies they can toltrate. The only drawbock is that modFUTUREBUS WORKS OUT

AH ARBITRATION PROCEDURE

DESIGNED TO OPTIMIZE

REQUEST SCHEDULING

FROM MULTIPLE MODULES


ules with low priority may be completely shut our during periods of heavy but utage. However, the dynamic allocation capability makes it possible to increase the priority of a long-waiting task.

In most time-sharing multiprocessing systems, though, processors need approximately equal access to the bus. If a mak has been divided among a number of processors, the optimum performance results when all the submaks are completed at roughly the same time. Furure-bus + provides a round-robin fairness protocol that can operate within each

p my level. Requests for the system to a cach level are serviced in the order of the competing module's unique to field, typically based on stor position. The round-robin bir is set according to the 10 of the most recent arbitration winner and serves to keep each requesting module's place in the circular queue. This scheme guarantees every module a fair slice of the overall bus bandwidth.

A fururebus + arbitrarion number consitu of three fields, the 8-bit priority field, the 1-bit fairness field, and the 3-bit to field. Because only 7 bits of the arbitrarion number can be applied to the bus during each competition, a module implementing full real-time priority assignment needs to win two arbitration cycles before gaining bus mastership. But in a cypical multiprocessing system using only one or two priority levels, the most significant 7 bits of the priority field are 0s. Here, the arbitration can complete in a single cycle for maximum performance. Both types of systems are fully lateroperable under forurebus +.

Most events in a Fururebus + system are signaled with a virtual interrupe mechanism, requiring direct accesses to



Repro I. Federales de comandies, el antirem planes, el tila Federales e Vicasaches, Dia acema Vicasion han curir Di dia scholali glass, libra relision dia lusa, possible lifraccollegi additional informacion curve; disconnection,

92 HIGH PERFORMANCE STETEMS

.........

specific memory locations. There ? 9 physical interrupt signals in a Fa. 45 bus + backplane, so the sthirtstion proceol is used to fill this gap. Arbitration messages—special arbitration numbers that can be recognized by any module in the system—can be used to broadcast interrupts quickly, without first obtaining bus mastership or disturbing transfers in progress.

The arbitration protocol irielf is based on an asynchronous three-wire handshake. This bus handshake controls that tatte machines within each module as they request the bus, perform the actual arbitration, check for errors and wait for the current bus master to complete its tenure, and transfer ownership of the bus. Arbitration performance depends on the modules participating in the protocol, but can typically be expected to range from 150 ms to 350 ms with existing technology.

#### DATA TRANSFER

THE PERSON

Each transaction on Futurebus+ contiers of a broadcast connection, or address transfer, followed by one of a variety of types of data transfer, and finally a broadcast disconnection. The connection phase is used to transmit addresses and commands from the master to the slaves, to return status to the matter from the slaves. and for all participating modules to establish their daza-transfer carabilities. Those modules that have been attected can participers in the data-transfer handshake, as can any caching modules that have chosen to "snarf" (induce data breadcast) or intervene. The disconnection phase is used to transfer information only during split transactions, when it provides the identity of the sequence and the suresed the

There are a number of transfer options that interact dynamically, providing a transaction set that supports applications ranging from the most basic to a multilevel-caching bus hierachy. Transfers typically involve only the matter and a single slave. However, because Futurebus + was designed to sllow multiple modules to maintain data coherence in shared-memory environments, the standard also provides support for broadcast and intervention (Figure 1).

Transactions also may be connected or split. The more typical is the connected stransaction in which all data and status information associated with that transaction are returned before the address handshake is complete. A split transaction, in contrast, typically consists of two transfers separated in time.

TABLE 1: COMMUNE. 12- OR 64-BIT ADDRESSES 125. OR HABIT DATA STAD AND WILLE WORD AND PARTIAL WORD TRANSPERS UNIOCKED AND LOCKED TRANSPERS CACHE BLAZING TRANSPER
CACHE DOWNERS TRANSPER CACIE DIVALIDATE CACHE SHARING RUSTONIS CACHE MODIFYING RESPONSE SPLIT-TEANSACTION EISPONSE REMOTE TRANSPER WITHOUT EISPONSE PACKAT-SIZE STUJECTION ATDIOC PRINTING OPERATIONS LOG! DIMMAG 487 STATE OF THE STATE

#### TABLE 2: STATUS AND CAPABILITY LINES

STATUS
WAIT/END OF DATA
ERECR
ERECR
ERECR
WHTESVENTION
CACHE SHARING
BROADCAST
SILECTED
BUSY
STSTED ERADR
CAPABILITY LINES

SPLIT-BUSICONS TO CONTROL OF TRANSPER
PACELET TRANSPER
PA

The first transfer, a request from the master to the slave, may include write data. The second transfer, generated by the slave, may include read data. Because both transfers are required, the split-transaction protocol is most uteful during transfers across bus repeaters, where the data-access time can be much greater than the arbitration and address-transfer overbead.

The address/data path on Fututebus + consists of 32 or 64 address/data lines on a single connector, with optional additional lines to support 128- or 256-bit data paths, and 8 user-definable tag bits. Each byte of the address/data highway is protected by a single odd partty bit. There are also an 6-bit command field (Table 1), protected by parity, plus

the status lines and three capability see (Table 2).

Futurebus + provides a special set of commands to support the higher level cache coherence and split-rensaction protocols, as shown in Table 1. A system that maintains the coherence of shared data among multiple modules requires that the master let other taooping caches know if it intends to keep a copy (share) of the addressed data or if it will write (modify) it. Likewise, the other-must perform certain sections if they shready have shared or modified copies of that data.

The Futurebus + data-transfer protocol uses six synchronization lines. Three of these, the address-handshake lines, are used to establish and break a connection between a marter and one or more slaves. The other three, the data-handshake lines, are used to transfer data or pockets between the master and those slaves that have established the connection. In Futurebus +, information is usually transferred with every transition of these bandshake lines.

Single-slave transactions involve only two modules and therefore have the most efficient data handshake (Figure 2). However, if another slave has an active request for the data being transerred—such as a cache with a pending request for that data—it can snarf the transaction and rurn it into a broadcast, in either case, the directly accessed slave may not have the most recent copy of the data in a cache system. The cache that has modified the data internally must then intervene in the transaction, providing the updated data to the master and the selected (and any interlingly slave.

Fururebus + also has two distinct daratransfer modes: a fully handshaken, asynchronous compelled transfer and a highperformance, source-synchronous packet transfer.

The compelled data-transfer proceed uses an asynchronous handshake. Information is transferred from the master to the slave(s) between the transition of the data strobe and the release of one of the data-acknowledge lines. Information passes from the slave(s) to the master between that release and the next data-strobe transition. The transfer speed is controlled by all the participating parties, and it's limited by the round-trip handshake time—40 ns to 50 ns.

In the packer mode, the dara handshake surrounds the transfer of an entire packet of dare, and multiple packers can be transferred in a single transaction (Figure 3). Each packet is

HIGH PERFORMANCE STITEMS PS

.........

er and draw the billy

ransierred at a selected rate, synchronized to the source of the data. To transmit clock is embedded within the data on a bir-by-bir basis. Every packet consists of a sync bit, 8, 16, 32, or 64 NEZ data bits, and a parity bit that returns the darn line to its original state. Because every bir is transmitted independently, there is no clock-skew timing penalty. The maximum transfer rate is probably limited by backplane physics at around 100 Mbiru's.

#### D CACHE COHERENCE

The Futurebus + cache protecols allow this specialized memory to perform its three main functions automatically and completely transparent to the software. The first function is to convert a microprocessor's semirandom reads and writes into efficient burst cransfers on the bus. The second is to provide the microprocessor with a fast local window into the system memory space. The third is to provide the basis for a multiprocessing architecture.

PROTOCOLS ALLOW THE

SPECIALIZED HEHORY TO

PERFORM ITS THREE HAIN


FUNCTIONS AUTOMATICALLY

The original Futurebus cathe task group developed the five-tasts MOSSI exchender model, the Mossi coming from the five states—Modified, Owned, Exclusive, Shared and Invalid, MOSSI was a superier of all previously known cache-coherence solutions, thereby allowing any combination of coherence protocols to coexist in the same backplane.

中国ない とうない とうかいり

However, as the underscanding of cache protocols improved, it became apparent that the complexity required to support the five-state MOESI model was not justified by the return in performance. So for Futurebus +, the group selected a four-state MESI copy-back protocol that can be generalized for caching over a hierarchy of buses using split transactions. Memory- and cathe-agent pairs act as repeaters between processors on multiple buses accessing a single memory source.

in this cache-coherence protocol (Fig-



Piguro 3. Packat-media transform allow a block of data to be transmitted at a produtershined energy-repairment clack rate. Since the clack is embressed to each data let, least traditional sources of share are electrostic.

ure 4), every processor-cache line has associated with it one of four states: invalid (I); shared unmodified (SU); exclusive unmodified (EU); and exclusive modified (EM). In order for a processor to read data out of its cache, the data must first be valid—in the SU, EU, or EM state. If the data is invalid—in the I the cache must read the correct data from the bus. For a processor to write data, the cache must first ensure that no other cache has a copy of it; in other words, the cache must obtain an exclusive copy of the data-the EU or EM states. Once the processor has modified data in the cache so that it is in the EM state-the cache must intervene or copy back to provide the system with the correct data.

A cache must modify its state information, or tags, in response to internalprocessor and external-bus accesses, according to a set of rules described in the P896 standard. (Bus repesters have a slightly different set of responsibilities, also described). An action by one cache affects every other cache in such a way that a consistent view of shared data is maintained. Futurebus + provides the transaction set necessary to implement this shared-memory system afficiently.

#### ABOUT THE AUTHOR

batto named in an application regimer in National Seniroudates' VLSI division. He has how an active member of the IEEE Futurehas committee time 1983. He received a BS in classical engineering from the California Institute of Technology in 1984.




Figure 4. In the four-scale conference matrix, a processor has private read non-scapes  $\theta$  every to be (0,0), and (0,0), and (0,0) is the private verse parameters in the (0,0) states, and  $\theta$  has respectablely to intervence in the (0,0) states.

\$10TIN011 :...

94 MIGH PERFORMANCE STETEM

# A 50-ns 16-Mb DRAM with a 10-ns Data Rate\_and On-Chip ECC

HOWARD L. KALTER. SENIOR MEMBER, IEEE, CHARLES H. STAPPER, SENIOR MEMBER, IEEE, JOHN E. BARTH, JR., JOHN DILORENZO, CHARLES E. DRAKE, JOHN A. FIFIELD. GORDON A. KELLEY, JR., SCOTT C. LEWIS, WILLEM B. VAN DER HOEYEN, AND JAMES A. YANKOSKY

Aboves —A high-speed 16-Mb DRUM this with earthly aven-conciling code (ECC), which supports either 11/11 or 13/18 BAS/CAS addressing and operates on § 3.3- or 6-V gover supply, is described. It can be parkaged on a 13-Mx X. 6-Mx X. 6-Mx x. 6-Mx x. 2 or 16-Mb x 1 DRAM, and it capable of operating in fast page mode, static column mode, or toggie mode. Space and Restrictly are activated by a pipeline layout and on-chip SRAM's that before cetter ECC words. The use of redundant word and bit libra to conjunction with the ECC produces a synergistic fault-soleronce effect.

A cursory description of this 16-Mb chip has been presented previously [17]. A more detailed discussion follows here. The chip's features and special functions are described in Section II. The chip layout is given in Section III, with separate subsections for array design, bit-line redundancy, word-line redundancy, ECC circuits, SRAM huffer, and off-chip drivers. The effect of the ECC and redundancy on yield and reliability is described in Section IV, while Section V deals with the packages for this chip.

#### 1. INTROSUCTION

THE USE OF redundant circuits for increasing the manufacturing yield of integrated-circuit memory chips was proposed es early as 1969 by Chen (1) and, subsequently, by Arzubi [2] and Schuster [3]. The implementation of redundancy to lurge-scale integrated circuit manufacturing has been reported since 1979 [4]-[6]. More recently, the use of error-correcting codes (ECCs) has been investigated for the improvement of memory chip reliability [7]-[9]. The primary motivation for building such-chipsi was their-limiturily—to the so-called "soft errors" that are caused by alpha particles. The use of on-chip ECC circuits for overcoming the sensitivity to manufacturing defects and increasing the fabrication yield has been proposed by Yamads [10]. Arzubi et al. [11], and Mazumder [12].

The combined use of redundant circuits and ECC is implemented on the 16-Mb chip described here. According to Stapper and Lee, this combination leads to a fault-tolerance synergism [13]. As a result, the chip's fault tolerance lar exceeds the amount needed for current world-class integrated circuit manufacturing. Nevertheless, because of the fault tolerance, this chip can be fabricated in existing integrated circuit manufacturing facilities. It is made with a 0.5-4 m CMOS process, using stilicided polysillcon, two levels of metal, trench storage capacitors [14], and shallow trench isolation [15], [16].

Manuscript received June 1, 1981.
The nuthers are with the IBM General Technology Division. Essea Juneillon, VT (1652.
IEEE Lop Number 9(1777).


#### IL CHIP FEATURES AND FUNCTIONS

The 16-Mb chip described in this paper is packaged in either 28- or 32-pin 400-mil SOJ modules. The 28-pin package meets the industry standard for 16-Mb chips. The 32-pin package has features that go beyond the standard industry functions. These features are activated with a CAS+W before RAS and the appropriate address bits to select the desired operational mode, or functions. The operational modes include fast-page, static-column, or toggle mode. Typical functions include page copy, page clear, 512-b parallel read-write test, soft-error scrub, partial write, and data selects. The external programming of these functions has no impact on the chip size, performance, or power. Output enable, internal row address counter, and multiplexed RAS and CAS addresses are standard features that require no programming.

The chip was designed for high speed. Its RAS access time is 50 ms, with a cycle time of 100 ns. In static-column mode the access/cycle time is 18/18 ns; in the fast-page mode the access/cycle time is 10/25 ms, and the toggle is 10/10 ns at 2.9 V and 85°C. The RAS access and fast-page access are shown in Figs. 1 and 2, respectively. Using a minor modification of the second-level-metal mask, the chip can be operated as a 3.3- or 5-V part.

The static column and fast page modes operate identical to the industry standards, but can also use optional block select inputs, sampled by C45, to control writing or reading of their corresponding data input/outputs. The fest spord of these mortes was accumplished by placement

DUTK-9200/90/1000-1118501.00 @1990 IEEE



of the static register, off-chip driver, and timing circults next to the pads in the center of the chip. A special higher speed mode, toggle, is also provided. Toggle is a modified industry standard static column mode. The admodified industry standard static column mode. Int address input transitions start the cycle by selecting two bits behind each data input/output. The positive transition of toggle drives the first bit and the negative transition of toggle drives the second bit off the chip. While toggle is driving the second bit off the chip the address inputs can be changed to another random column address spinite can be changed to another random column address setting two new bits that are driven off chip by the next positive transition of toggle repeating the cycle. This provides a random column addressing on two bit boundaries with a continuous data transfer at a 10-ns rate. With the static register this allows the read operation to continue the length of the page even during the RAS precharge.

Using different wirebond or timing options, this chip can be used in a 2-Mb×8, 4-Mb×4, 8-Mb×2 or a 16-Mb ×1 organization, and 11/11 or 12/10 addressing. The It organization, and 11/11 or 12/10 appressing the 11/11 address mode facilitates the migration from 4-Mb DRAM's, and is useful (or large memory systems that employ banks of memory, with most of the banks in the standby mode. The 12/10 address mode makes it possible to minimize power in unique applications. Both addressing modes use a CAS-before-RAS (CBR) of 2K addresses to maintain the lowest refresh power. The chip ECC provides an error scrub during the CBR refresh.

These features and other pertinent chip information

ere summarized in Table I.




TABLE ! 1,479 **= 2.3** پند ود. 13 Call Case RAS M/100 m PP 10/30 m SO 13/15 m TOO 13/15 M B/L B Wil. Radge EGG (R PG / DEb)

#### III. CHIP ORGANIZATION AND LAYOUT

Fig. 3 is a photomicrograph of the 16-Mb chip. The actual chip dimensions are 7.8×18.06 mm. The photograph shows that the chip is divided into four quadrants. Each quadrant is a totally independent memory that can operate in eliher a 4-Mb×1 or 2-Mb×2 DRAM mode. The quadrants have their own individual bit redundancy. and date steering, word redundancy system, error correcting circuitry, SRAM, and off-chip drivers (OCD's). These circuits are arranged in a "pipeline" order, providing the




Fig. 3. Micrograph of a 16-MD chip.

most direct channel for the data flow. Furthermore, the bonding pads are located at the center of the chip. Therefore, signals travel less than half the chip length. This results in minimum RC wiring delays and provides the speed and performance for which this chip was designed.

The quadrants are divided into four array blocks (Fig. 4) each block (containing "IUD-word lines. Word decoling" is done with name circults to minimize area and optimize the performance trade-off between decoder speed and word-line length. Each word line contains 1112 b; 16 of the bits belong to the redundant bit lines, while the remainder belong to eight EOC words. An ECC word is 137 b long, consisting of 128 data bits and nine check bits. These ECC words are interweven along the word lines, so that eight adjacent bits belong to eight different ECC words. In this way, clustered faults affecting adjacent memory cells are separated as individual cells of different ECC words.

Each block is further divided into two segments, each having their own Interlocked timing generators. This results in minimum power consumption and maximum functionality. It also improves the chip reliability by isolating the falls, thus lowering the probability of multiple bit failures, and therefore minimizing the piece-part failure rate.

rate.

The two segments in a block are separated by sense amplifiers, local buffers, and a 1/16 decoder. The fatter selects the sense-amplifier signals down to 139 b, representing one ECC word with two redundant bits, and puts this information in the local buffers. These local buffers.





Fig. 4. Quadrant leyout.


in turn, drive 139 second-level-metal buses known as predata lines (PDL's). A functional block diagram of the quadrant arrangement is shown in Fig. 5. Note that detail

is shown for only one of the array blocks:

The 139 PDLs run in the same direction as the first-level-metal bit lines. To prevent capacitive coupling to any particular single bit line, the PDL's zigzag across the array at three degree angles, reducing the capacitive loading by one sixteenth while only incrementally increasing the PDL length. The zigzagged PDL's also present an equal load to all the bit lines independent of mask missilionment.

The PDL's send the data to the data-steering circults for the bit redundancy, where the two redundant bits can be used in an any-for-any replacement of faulty bits. If, however, the data earne from a defective word line, the entire 137-b word can be replaced with information stored in a separate DRAM array containing 24 redundant word lines, each 1096 b long. Data from either the DRAM or the word redundancy array are passed on to the ECC circuits, where any single failing bit is corrected and multiple failing bits are detected. The output from the ECC circuits is sent to a SRAM register. The SRAM it detected to the 'nw-order C45 addresser, and the SPAM data are driven via the off-chip drivers to the bonding pads. Since the ECC circuits, SRAM, off-chip drivers and pads are located next to each other, this architecture





Commence of the Commence of th

The chip uses a p-array that has been described previously [14]. The array bit lines and word lines are both biased at  $V_{ed} = 3.3$  V during standby. This provides protection against defects that could cause short circuits between word and bit lines. During standby such defects cause no additional current drain. Furthermore, when active, the bit line follows the word-line voltage, thus causing a bit-line failure withou; current flow. This makes

provides for an efficient layout with a minimum ECC it possible to use redundancy or the ECC to replace or correct the bit lines affected by these defects. This biasing scheme ( $V_{ad} = 3.3$  V) can provide the low-entry Design

A. Array Design

The bias matter of the array during active cycles when the chip is operating in the 3.3-V mode. If, while operating in this mode, an alternative precharge bias other than  $V_{ad}$  had been used, and if all power dissipation in the array and support circuits was taken into account, the total power dissipation could be equal to or greater than the power dissipated when the bit lines are biased at  $V_{cb}$ .

With low bit-line precharge biases, the drive of the sense amplifiers is reduced. This extends the time to

amplify the signal and, during array setting, can increase

current surges. It is well known that the pulse used to set a sense-amplifier node can be adjusted to provide current only in the "on-side" device at a sacrifice in speed, and that there is a speed inercase when there is some conduction in the "off-side" of the latch [18]-[12]. Increasing the off-side conduction current too much reduces the amplifier's sensitivity and increases current surges without any further performance improvements. This becomes of importance in a 3.3.-V design with the bit lines precharged at  $V_{dd}/2$ . In that case, the gate drive is to low that the time required to amplify the bit-line signal is excessive. Therefore, it is not viable at this low voltage level to skew the p- and n-set phase lines in the circuit shown in Fig. 6. Furthermore, during setting of the amplifier, with both on-side and some infl-side conduction in the latch, a very large crossover current can be present when charging or discharging the bit-line capacitance. This crossover current flows from p-set to n-set, and is comparable to a short-circuit current from  $V_{dd}$  to ground in a switching inverter.

Using p-channel load devices and n-channel set devices, and maintaining off-side conduction at the level of maximum performance with minimum off-side voltage droop, the power dissipated is minimized. The array power dissipation is primarily the  $CV^2/T$  dissipation resulting from charging/discharging the bit lines and the n-set line. When the bit lines are blased at a voltage lower than Vas. the crossover current defined above is not the only cause for power loss contributing to the array power dissipation. There are many other causes. One of these is the voltage regulator required to prevent the bh lines from drifting during a long restore, and to hold the bit lines at a voltage other than  $V_{dd}$  or ground. Also, driving of the p-set line capacitance dissipates power. Finally, the size and the number of devices required for bit-line equalizations in creases. To maintain the same bit-line equalization per-formance as with the full  $V_{sg}$  bits, the device sizes must be increased to compensate for the lack of gate drive and more devices are required to control additional nodes. The capacitive load of the phase to drive the equalization can easily increase by a factor of 8. When all such causes for power dissipations are taken into account, their sum can be equal to or greater than the power required for moving the hit-line potential with a full  $V_{qq}$  voltage swing. All unselected arrays in this 16-Mb chip design are kept

All unaelected arrays in this 16-Mb chip design are kept connected to  $V_{out}$ . This results in large on-chip decoupling of the power buses, thus providing a low-noise array and support circuit environment. This is difficult, if not impossible, to achieve if the bit lines are not restored to supply levels.

The signal development speed of the p-array is enhanced by reatoring the bit lines to  $V_{st}$ , because signal development starts as soon as the word line and reference word line reach a voltage equal to  $V_s$ . This also contributes to the speed attained by this ehlp. During the write-back of the signal into the storage-cell capacitor, the word line is "mini-boosted" to enhance the signal stored in minimum time since the cell device operates in a




Fig. 7. Bit-redundancy system.

source-follower mode. During the read a voltage boost inot required since the cell device is operating in : grounded-source mode with large overdrive. For an a array, the equivalence is achieved by blasing the worl lines, the devices and bit lines to ground, and using n-channel loss devices and p-channel cross-coupled pairs for sensing.

#### B. Bit Redundancy and Data Steering

Defective bit lines are replaced independently for recris's blocker for each quadrant. Since there are 16 feedurdant bit lines per block, this results effectively in 3
redundant bit lines per quadrant. A block diagram of the
redundancy system is shown in Fig. 7. Note that the
groups of redundant bit lines are physically separated a
different places in the array. This minimizes the possibil
ity of clustered defects affecting the two redundant line
associated with any specific ECC word. As shown in Fig.
7, the redundant PDL's findicated as RPDL1 and RPDL2
are therefore located in different parts of the array.

The addresses of faulty bit lines are stored in 32 fus banks, or fuse bays. The identity of the fuse bay indicate the address of the bit line that needs to be replaced. The eight fuses in each fuse bay contain the information for replacing the PDU's with the data from the defective belines. This approach not only saves fuses, but has number of other advantages. The information from the fuse bays is always available to the redundancy steerin circuits, whether it is needed or not. Purchermore, since the fuse information is stored in registers consisting a simple latch circuits, it is possible to enter this time information into those latches externally without blowin the fuses. This is done by using one of the programmin codes for selecting the optional features of this chip. Th




Fig. 8. Read operation with ECC circuits

procedure is referred to as "ant blow," since the fuses do D. Error-Correcting Circuitry not have to be blown to set the redundancy.

#### C. Word Redundancy

Word-line redundancy is implemented by replacing defective word lines in the main array with ones in an additional (redundant) array. Similar to the bit-line redundancy, the addresses of defective word lines are programmed into the chip by either blowing fuses with a laser, or by using the soft-blow technique with one of the programs for optional features. By either method, when a defective word line is accessed, the word redundancy system cuts off the data from the main array and replaces it with data from a word line in the redundancers.

The word redundancy array (24 word lines by 1096 bit lines) operates independently of the main DRAM array. It incorporates a twin cell that stores both true and complement data. The small size of this array makes the added area of the twin cell small compared to the support circuitry. A further advantage of the small array size is a high transfer ratio resulting from the short bit lines. Since both the true and complement data are stored in a twin cell, this memory requires no reference cells. The combination of twin cells and short bit lines results in a signal that is an order of magnitude larger than the signal of the ordinary call/reference call configurations. As a result, the word redundancy array is less prone to failure and

results in higher yields per word line.

The defective word-line addresses are also stored in fuse bays. Each fuse bay is dedicated to a word line in the redundant array. The data in the fuse bay determine whether an addressed word line should be replaced by comparing the data on the address bus with the address data stored in the bay. If the addresses match, the bay's word line in the redundant array is used to replace the word line selected in the main array. Any fuse bay can be programmed to replace any of the 40% word lines in a


The use of ECC circuits on a chip leads to a delicate trade-off between performance, chip, size, and yield or reliability enhancement. An odd-weight Hamming code with double-error detect/single-error correct (DED/ SEC) is used because it provides a lower cost than codes like the horizontal-vertical (HV) parity ECC system [23]. An optimum code was found by using 128 data bits and nine check bits [24]. These check bits indicate the correct logic states of the data bits. The ECC logic tests the data bits, using the check bits, to generate syndrome bits. The syndrome bits indicate which bits in the ECC word are faulty. The ECC logic uses this information to correct the

All of the read or write cycles of this chip begin with a operation, followed by a "write-back" operation. During the fetch operation, the ECC circuits receive inputs from either the memory cells in the DRAM array. or from the word redundancy array. After passing through the ECC circuits, the correct ECC word is stored in the SRAM, which includes the nine check bits and the 128 data bits referred to as a "page." Bits are selected from this page and sent to input/output (I/O) bonding pads. A flow diagram of this operation is shown in Fig. 8. During the write-back, data are transferred from the SRAM through the ECC circuits to the DRAM array or word redundancy array. A flowchart of this operation is

shown in Fig. 9.

The ECC circuits were designed using a differential cascode voltage switch (DCVS) logic tree [25]. An example of four-input won circuit of this type is shown in Fig. 10. These circuits are small and fast, resulting in a typical logic delay of 5 ns through the ECC tree. Because of the error correction, the total increase in thip crea is 15 mm (11% of the thip area), including all cells, sense amplifiers, logic, and wiring associated with the ECC.

These DCVS logic circuits sho have a unique failure mode that can be used to great advantage. The outputs of



0,100,000 1100,000 0.100,0

Fig. 10. DCVS togic circuits.

a logic circuit are both ZERO until set. When the circuit is set, only one of the outputs will be a room. Fautr is the logic will therefore create either a double-zero or double-one output. When these reatching output pairs propagate through the logic, they are easily detected. By using nine observable test points, it is possible to get 100% test coverage of the ECC circuits with only 37 test vectors.

#### E. SRAM

The output of the ECC circuits is placed in an SRAM register. Since the register is located next to the off-chip drivers and I/O pada, this results in high date rates. The SRAM register also allows a ×512 test mode that can do complete pattern sensitivity testing, with any combination of writes and reads at normal chip cycle time. As shown on Fig. 11, the register is loaded in parallel with the data provided to the receiver during a write cycle. The register bits are then stored into the unique cell locations every be apart along the word line. During read, the bits put in the register are compared with each other. If all the bits are identical, the chip output will be a one, otherwise the output is zero. The chip is initially tested to repair any faults with word-line and bit-line redundancy. Then, complete pattern testing can be done in a test-characterization mode with the ECC circuits turned off for verifica-

tion of all 137 b. In a customer environment, the testing can be done with ECC turned on, thus verifying the integrity of the 128 data bits. The test can be simultaneously performed in all four quadrants, thus allowing the verification of 512 b at the same time. This provides greatly improved module, card, and system memory test time.

#### F. Off-Chip Drivers

A rate-controlled off-chip driver circuit was developed to support the chip's fast data rate. This circuit suppresses the current aurgea usually associated with off-chip persents of the circuit suppresses the current aurgea usually associated with off-chip circuit diagram is shown in Fig. 12. The output rise or fall time of the circuit is continuously sampled through an RC bias network, which biases a device network at the verge of conduction. This device network drives the second output device with an analog gate control. The first output device sets the fastest rate for a minimum load under poptimum conditions. The drive on the gate of the second device varies as a function of the output load. It therefore maintains a constant rate of voltage change regardless of power supply, output load, process, or temperature. As a result the power supply noise for internal circuit operation is minimized, and the chip provides well-controlled polices and signals to the external memory wiring and circuitry on memory cards.

circultry on memory cards.

This driver circuit controls the output rise/fall time to 1 V/ns.

## IV. YIELD AND RELIABILITY ENHANCEMENT WITH ECC

The error-correcting circuits in the 16-Mb chip can be very effective in correcting single cell failures. However, any additional faults in an ECC word must be fixed with redundancy or the chip will fail. In order to optimize the




Fig. 11. Test-mode functional block diagram




Fig. 12. Rate-controlled off-chip driver.




Fig. 13. Yield curves for ECC and bit-line redundancy.

fault tolerance of a chip with error correction, it is necessary to replace the ECC words that contain more than one faulty cell. The first step in achieving this is the use of bit-line redundancy. This approach is optimized by the chip layout because, effectively, the chip consists of 64 date blocks which are referred to as "books." Each book contains 21M8 ECC words and two redundant bit lines. The redundant bit lines contain 2048 b each, making it possible to replace any defective bit in a book. Computer simulations and theoretical calculations show that the fault tolerance dramatically increases by this use of redundant bit lines and ECC. The resulting yield as a function of the average number of failing single cells per chip it shown in Fig. 13.

dundant bit lines and ECC. The resulting yield as a function of the average number of falling single cells per chip is shown in Fig. 13.

It is important to explain the curves in Fig. 13. Without the use of the ECC circuits, using redundant bit lines only, an average of 28 randomly failing single cells per chip would result in an expected yield of 50% for this




Fig. 14. Yield curves for ECC and word-line redundancy





Fig. 15. Effectiveness of reliability improvement with ECC in the presence of hard fails.

chip. Using the ECC circuits only, and no bit-line redundancy results in a 50% yield for and average of 428 armston single-cell failures per chip. Combined use of the redundancy and ECC produces a 50% yield at an average of 2725 randomly failing single cells per chip. This effect is, therefore, synergistic.

It was determined analytically how the 50% yield point depeads on the number of redundant bit lines per book [13]. This point can be moved out sharply as a function of the number of redundant bit lines. Nevertheless, for the 16-Mb chip described here, this number was kept to two redundant bit lines because even better fault tolerance is achieved by the use of redundant word lines.

As mentioned earlier in this paper, there are 24 redundant word lines in a quadrant. A redundant word line contains eight ECC words. Therefore, if one or more of these words contain multiple defects, they can be replaced by a single redundant word line. This capability makes word-line redundancy inore effective than the blt-line redundancy in enhancing the fault tolerance. The chip yields resulting from the use of word-line redundanty and ECC are shown in Fig. 14. The chip yields are affected by the yield of the redundant word lines. If the yield of the redundant word lines is assumed to be the same as that of the regular word lines, the 50% yield point occurs at an average of 4016 random single-cell failures.



Since the redundant word lines use as twin-cell technology, they are less sensitive to defects than the regular word lines. Assuming 100% yield for these redundant lines results in a 50% yield point at an average of 4661 readers sink a 11 68 lines are able to 11 68 lines are able to 12 feb.

random single cell fallures per chip.

The analytical solution for the yield resulting from the combined use of word- and bit-line redundancy with ECC has not yet been found. Simulations, however, have shown that the results can exceed the rightmost curve in Fig. 14. The capability of this fault tolerance technique is therefore truly awesome, and exceeds the current fault tolerance needs for world-class memory chip manufacturers.

The major application of ECC circuits on memory chips

The major application of ECC circuits on memory chips has been for the increase in reliability. However, even when the ECC circuits are used to fix "hard" manufacturing defects, the reliability improvement capability of those circuits is barely affected. Fig. 15 filtustrates the effectiveness of ECC circuits in correcting reliability failures as a function of the number of hard readom sincle cell failures originally on the chip. Note that, if there were 5000 hard random fails on a chip corrected with the ECC circuits, an additional single cell reliability failure would still have a 96% chance of being corrected with the ECC.

#### V. PACKAGES

The chip can be packaged in a 28/24-pin SOJ module and meet the industry standards. However, this limits its actual functionality. When packaged in a unique function 32-pin SOJ module, 400 mils wide and 825 mils long, it is capable of operating with the special functions and the extended features discussed earlier. This package has dual in-line leads at a 50-mil lead pitch. The most common operation of this module is with a 4-Mb×4 organization and toggle mode. The pin-out for these modules is shown in Fig. 16. Also shown is a module for a 2-Mb×8 organization.

#### Аткночивоомент

The authors acknowledge W. P. Hovis, C. H. Lam, and D. J. Nickel for their help with some of the early circuit design work of this chip. Deep appreciation is also ex-

tended to all others who helped make this chip a reality, in particular the many people involved in the device development, process development, mask build, test development, test characterization, software analysis, and

#### REFERENCES

- REPERINCES

  11) A. Chen, "Radundancy in LSI instrony array," IEEE J. Solid-State Creams, vol. SCA, pp. 791-793, Oct. 1969.

  12) L. M. Arrubi, "Manary opturn with temporary or permanent institution of cells for defactive calls," U.S. Patent J 73: 791, U.S. C. 240/171R, 1972.

  13) S. B. Schunzar, "Multiple word/hit line radundancy for semiconductor mermorest," IEEE J. Solid-State Creatis, vol. SC13, pp. 694-707, Oct. 1978.

  14) R. P. Craher et al., "A fault tolerant 64K dynamic RAM," In HISCC Dy. Tech. Papers, vol. 22, Fab. 1970, pp. 130-151, 290.

  15) R. R. Desimone et al., "Dynamic memories," in 153CC Dy. Tech. Papers, vol. 22, Fab. 1977, pp. 130-154.

  16) R. P. Cenkur et al., "A fault tolerant 64K dynamic random-secsion lung 1979. IEEE Young, Leaven Destro. vol. BD-26, pp. 833-850, lung 1979. IEEE P. Destro. vol. 100-26, pp. 833-850, lung 1979. IEEE P. Destro. vol. 100-26, pp. 833-850.

  110, 1979. In 1980. - 1989.

  J. Yamada, "Scientor-line marged bulli-in ECC technique for DRAM's." IEEE J. Solid-State Corons, vol. SC-22, pp. 888-873, Oct. 1987.

  A. Wanne and T. Mann, "Fault televinal techniques
- ubi. M. Kubo, and T. Mano, "Fault tolerant techniques ry components," in ISSCC Dig. Tech. Papers, vol. 28. 1127

- Oct. 1987.

  L. M. Arrubi, M. Kubo, and T. Mano. "Fault tolerant techniques for memory corraponents." in ISSCC Dis. Tech. Pagers. vol. 23. Feb. 1983. p. 231.

  P. Marumder, "Design of a fault-tokerant DRAM with zero en-chip ECC." in Defect and Fault Tolerance in VLSI Systems. vol. 1. I. Kores, Ed. Hew York: Flewern. 1989, pp. 43-92.

  C. H. Stapper and H. S. Lim, "Syntepsis fault-tokerance for macrory chips." IBM Opera's Technology Division, Essex Journals. V. Rep. TR19.00010, Vab. 1990, also supporting to IEEE D. M. Kennew et. ed., "18-90, Technology Division, Essex Journals." STT cell (MINT)." in Synte, VLSI Technology, Dg. Tech. Pager. May 1983, pp. 23-26.

  B. Davari et ed., "A variable-size shallow tranch isolation (STI) technology with diffused sidenwall doping for submiction CMCS." in IEDM Tech. Dig. Dec. 1918, pp. 97-97.

  P. Blarman, A. Bergendahl, M. Haker, D. Horsk, S. Luct, and B. Fiston. "A high performable til-Mb DRAM inchnology." IBM General Technology Designable in State 1908, pp. 97-97.

  Technology, Monototic, M., et al. State Journals, VI. Rep. TR19.0049, Feb. 1990, also presented as the 1990 Symp. VLSI Technology, Homototic, M., et al. State 1990, pp. 232-224, 230.

  W. T. Lynch and H. J. Boll. "Optimization of the latching pulse for dynamic flip-ling semons." IEEE 1. Sands-Sana Cercust., vol. SCO., pp. 49-35, Apr. 1974.

  N. N. Wang, "On the design of MOS dynamic sema ampilliers, IEEE Trans. Electron Designs vol. CAS-29, pp. 467-477, July 1992.

  K. Haust, "Semistricty of dynamic MOS flip-flop sema ampilliers, IEEE T. Sands-Sana Cercust., vol. SCO., pp. 49-490, Aug. 1989.

  EEEE T. Sands-Sana Cercuit, vol. 28, pp. 97-990, Aug. 1989.

  EEEE T. Sands-Sana Cercuit, vol. 28, pp. 97-990, Aug. 1989.

  EEEE T. Sands-Sana Cercuit, vol. 28, pp. 97-990, Aug. 1989.

  EEEE T. Sands-Sana Cercuit, vol. 28, pp. 97-990, Aug. 1989.

  EEEE T. Sands-Sana Cercuit, vol. 28, pp. 97-990, Aug. 1989.

  EEEE T. Sands-Sana Cercuit, vol. 28, pp. 97-990, Aug. 1989.
- [17] [18]
- (201
- R. Kraw, "Analysis and reduction of reuse amplifier offset," RE Kraw, "Analysis and reduction of reuse amplifier offset," REF. I. Solid-Store Covert, vol. 24, pp. 10728–1033, Aug. 1989.

  R. Kraw, "Analysis and reduction of solid policy of on this error control coding for fault tolerant organism Rolds," in Febri-Tolerant Community Sown, Del. Then converted Rolds, in Febri-Tolerant Community Sown, Del. Then converted to the 1981 1981, pp. 278–283.

  J. A. Filiend, "A high-speed on-chipt CC us may modified samming code." IBM Cannella Technology Diston using modified dismoning code." IBM Cannella Technology Diston using modified statements of the 1990 European Solid-State Circuits Communication of the 1990 European Solid-State Circuits Communication. L. G. Helber, W. R. Griffin, J. W. Davit, and N. G. Thoma, "Cascode voltage switch logic: A differential CMCS logic family," in 155CC Dig. Tech. Papers, vol. 27, Feb. 1984, pp. 10–17. (22)



Howard L. Kalter (M-18-SM-36) received the B.S.E.E., M.S.E.E., and D. Eng. degrees from the University of Florida, Oaknewske, in 1966, 1966, and 1970, respectively.

Before graduation, he worked for Merth Market Descriptions. After graduation, he worked for Merth Morriston. After graduation, he joined the IBM Convention and the second of the second o

devices, Currency, and In-persony development.

Dr. H. Kelter is a member of Eta Keppa No and Ten Beta Pi honoraries, and an IBM Fellow.



Charles H. Stapper (MTD-SM'81) received the SSEEE and M.S.E.E. degrees from the Manaschuserts institute of Technology, Cambridge, and the SSEEE and M.S.E.E. degrees from the Manaschuserts institute of Technology, Cambridge, and the SSEEE and M.S.E.E. degrees from the Manaschuserts and the SSEEE and M.S.E.E. degrees from the Manaschuserts and the SSEEE and M.S.E.E. degrees from the Manaschuserts and the Manaschuserts are in the development of yield models for bucgrated circuit manaschusering, the has used these models for productivity optimization of SRAM's such treductions of and the return of SRAM's such treductions, and the returning the production of gas anyrs, logic chips, and malroprocessor chips.

Dr. Support has been Coopetia Editor of a Special lisue on "High Yield VLS) Systems" of the IEEE Transactions of the Community of the 1892 IEEE International Workshop on Defers and Seult Tolerance in VLS1 Systems, and is an editor of the Journal of Electronic Testing Theory and Apphension UETTAL



During his degree work he was a constudent at the Timenton Paris During his degree work he was a cooperative student at the Timeples Development Laboratory in Rochttle Park, NI, from 1984 to 1985 and at the 18th Development Laboratory in East Nucrino, VT, in 1984 A ther receiving his degree, he permanently joined the 18th Development Laboratory in East Nucrino, VT. Timeples he wrote data commendation and network monitoring software. His work at 18th deals primarily in the derign of high-density computer memory chips, but he is also involved in the development of computer-aided design toots.



John Dillerwato received the AAS degree in electronics from Alfred Stata Technical College in 1983.

He joined IBM in Endicott, NY, in 1983, where he worked for 15 years in the Product Heaves and the product of 15 years in the Product IBM System Mo/170 Produce Evaluations. He attended night classes at State University of New York at Blophanpton and was promoted in Destrington, VT, into a DRAM Design personant. He has participate at Barrington in several DRAM and ROM design projects. He spent two years in Essenner, Fraces, as a Product Engiseer. His current primary reponsibility is in the Design Laboratory doing design verification and evaluation of the 16-Mb chip.



Chevier E. Drake received the B.S.E.E. degree from Clarkson College of Technology. Possdam, NY, to 1923.

Upon graduation be joined the IBM Development Laboratory in Essex Junction, VT. His work has been primarily to DRAM design, starting with a 1-40 DRAM chip and progressing to the present 13-Mb DRAM chip.



John A. PiBud received the B.S.E.E. degree from the University of Vermont, Bartington, in 1973.

1973.

After graduation is joined the IBM Development Laboratory in Eases Jonation VT. He begar work in the Advanced Technology area on a 254-th OCD memory chip and that are address to the Advanced Product During area. He has done array outlined accompliant catagon for 256-th and 1-3-th DRAM memory thing with emphasis on statistical-signal analysis. Rh cures the design of the on-chip ECC system on a



Cordon A. Ristry, Jr. received the B.S. degree in both electronics and physics from Dwyr Institute of Tochnology, Chicago, IL, h. 1962 and Albright College, Reading, PA, in 1960. He completed graduate courses at Princeton University and Lithigh University in statistical anilysis, experimental design, semiconductor physics, and integrated circuit design through the Bell Laboratories graduate education program concess.

Laboratories graduate education program coserial Technology Division in Sease Jancislos, VT. Corross responsibilities
include I-D memory package strategis planning and development. Previous assignments behaved senemory applications, product use and reliability in GA. and spending one year at IBM's left in Manassas, VA. Prior to
juring IBM in 1977, he was involved to the decigla and development of
semicondustor products at Bell Triephone Laboratories. Reading PA.
where he worked on the design of ICC for very high-reliability netwariase cables that by on the Boom of our constant.

Mr. Kothy- in Crastrafie of the Sectionics Industry Association
JEDEC committee IC-42.1.2.

in the spring of 1998

Scatt C. Lewis remived the S.B.E.E. degree in 1908 from the Manaschuseth Institute of Tethnology, Castroliegs, and the M.S.E.E. degree in 1973 from Syracuse University, Syracuse, NY.—In 1968 be foliosed Bild in Poughkeepin, NY. working on Dipolar memories. In 1973 be refutched to designing FET DRAM's in Burlington, YT. Since thes he has worked on three subsequent generations of DRAM's including 180M's first 1-3th DRAM's



Willess B. van der Resven received the B.S.E.B. and M.S.E.E. degrees from Texas A&M Univer-sity, College Station, in 1979 and 1981, respec-tively.

sty, College Station, is 1979 and 1981, respectively.

From 1973 to 1978 be participated as a cooperative education strated at NASA's Johnson Dates Center, Houston TX. There he was beyond with thick-film hybrid circul design and allicon soits coll development. During the ammer of 1979, he worked at 18M's Thomas J. Wilson Research Center, Ventrows Heights.

NY, on hipolar memory process development. From 1979 to 1981 he worked on developing nomic contexts to GuP for high-temperature applications at the Institute for Solid-State Dictrosits at Total ARM University, in 1991 he joined 18M's General Technology Division, Essen Junction, VT, as a Circut Destgars and was treated with DRAM circuit destgars for 2565, 13724, and i-140 DRAM though 1957. From 1957 to 1969 he continued working in product opineering and interfaced with DRAM. He is presently sampletuing work on a 16-Mb DRAM. design as customer interface for the design team.



in the spring of 1990.

# An Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial READ/WRITE Mode

SHIGEYOSHI WATANABE, YUKIHITO OOWAKI, YASUD ITOH, KOJI SAKUI, KENJI NUMATA, TSUNEAKI FUSE, TAKAYUKI KOBAYASHI, KENJI TSUCHIDA. MASAHIKO CHIBA, TAKAHIKO HARA-MASAKO OIITA, FUMIO HORIGUCHI, KATSUHIKO HIEDA, KIDBER, IEEE, AKIHIRO NITAYAMA, TAKESHI HAMAMOTO, KAZUNORI OHUCHI, AND FUJIO MASUOKA

Alturest — A 5-V 4M word x 4-bit dynamic RAM with a 100-MHz serial RAM / VATTE mode has have designed and fabricated ming 0.T-µm triple-nin CMOS technology. The RAM utilizes a nowly developed STT (STRAME AT 100-MHz) as a small sed also et 1.7x 1.5 pm². The STD (Sidered) Transister with Double doped drain) concurre has been introduced for PMOSTETs to retail be high-speed operation, and in order to empart the MOSPET retiability the 5-V external apply voltage is converted to a 4-V internal supply voltage by on on-drip voltage converted circle.

A new on-chip Interferent circuit and double-input-buffer scheme have been introduced to realize a light-speed serial RAD/WHITI operation. Using an external S-V power copply, the RAM achieved a 100-bifts serial access sycle, and the RAS access time is 70 m. The hypical active current in 120 mA at a 190-ms cycle time.

#### I. INTRODUCTION

A N EXPERIMENTAL 16-Mbit CMOS DRAM with stacked trench structure cells will be described in this paper. In order to realize 16-Mbit DRAM's, a large number of design constraints must be overcome.

The purposes of this ti-Mbit DRAM chip are to examine the feerbility of the STacked Trench-capacitor (STT) cell, the Sidewall Transistor with Double doped drain (STD) structure, the on-chip interleave circuit, and the double-input-buffer scheme.

In the following section, the 16-Mbit DRAM memory cell design, using a new stacked trench capacitor in an optimized cell-p-well, is described. In Section III a MOSFET design that allows high-speed operation and custures reliability is described. In Section IV array design and layout design are described. In Section V an on-chip interleaved circuit and a double-input-buffer scheme are described. Section VI summarizes the performance and other characteristics of the chip.

Manuscript received April 21, 1983; revised October 21, 1988. The nuthors are with the ULSI Research Center, Toshiba Corporation, Komukai I, Saiwai-ku, Kawasali 210, Japan, IEEE Log Number 8926913.

#### II. MEHORY CELL DESIGN

In developing large-scale integrated MOS memory, such as 16-Mbit DRAM's, the most important issue is to achieve large cell capacitance in a small cell area. Miniaturization of the conventional planar cell seems to reach the limit of fulfilling this requirement in 4-Mblt DRAM's and beyond. Therefore, three-dimensional DRAM cells, such as a trench capacitor cell, a stacked capacitor cell, and a buried stacked capacitor cell, have been intensively studied [1]-[4]. Hower, these cells have disadvantages when applied Mbit DRAM's. A stacked capacitor cell stores charge in the polysilicon node which is stacked on the cell area, and the cell capacitor can overlap the isolation oxide. Therefore, the cell capacitor area of the stacked capacitor cell is larger than that of the planar cell and it is one of the most mising cells for 4-Mbit DRAM's. However, it is difficult for the stacked capacitor cell to achieve large enough cell capacitance in further miniaturized cells, for 16-Mbit DRAM's and beyond, without forming and utilizing vertical surface in the cell. From this point of view, the buried staked capacitor cell is a good candidate for 16 Mbit DRAM's. Fig. 1 shows a typical buried stacked capacitor cell, which is composed of a stacked capacitor buried in an industed litter by and a registrial reserved. isolated trench and a switching transitor. Therefore, the capacitor area can be enlarged sufficiently by deepening the trench without any cell size penalty. However, the huried stacked capacitor cell has an introcell current leak-age problem. A gate-controlled diode structure is formed at the source junction of the switching transistor, as shown in Fig. 1. This diode structure causes a large current leakage at the storage node. Fig. 2 shows the junction leakage current characteristics of the cell. The junction leakage current shows a large peak around  $V_a = 0$  V where the damaged trench sidewall is depleted. The memory cell date are strongly affected by this leakage current due to generation centers, which are introduced by reactive ion etching of the trench, in the depletion region,

0018-9200/89/0600-0763\$01.00 01989 IEEE

Fig. 1. Junction leakage characteristics of the buried stacked capacitine cell. A gate-controlled diote structure is formed at the source junction of the artiching transister.




Fig. 2. Junction trakage characteristics of the buried stacked capacites cell.




Fig. 3. Schematic cross-sectional view of the STT cell

A trench cell is relatively easy to manufacture and to introduce into the DRAM process sequence. However, a trench capacitor cell directly uses the etched trench sidewall as a capacitor electrode. Therefore, the cell suffers from capacitor reliability problems [4]-[6]. In miniaturizing the cell area, intercell punchthrough leakage arises.

ing the cell area, intercell punchthrough leakage arises. In order to overcome these problems, the STT cell has been developed and utilized in the 16-Mbit DRAM [7], [8]. Fig. 3 shows a cross-extional view of the STT cell. The cell is constructed with a polysilicon-to-polysilicon capacitor in

THE PROPERTY OF SOLID-STATE CONCRETE ARE, 14, SO. J. MINE 1999




Fig. 4. Fabrication process of the STT cell




Fig. 3. Cross section SEM photograph of the STT cell from the fabricated 16 Mbit DRAM.

a trench and sidewall diffusion layer, into which impurities are diffused from the first-level polysilicon. Consequently, highly reliable low intracell leakage current has been realized. Moreover, using the sidewall process for the first-level polysilicon in the STT structure, the effective trench opening can be made smaller than that of the trench cell, which is limited by the lithography process. Therefore, intercell—punchibitough has been suppressed compared with the trench capacitor cell. Oxide-nitride-oxide dielectrics are used for the capacitor insulator. The third polysilicon layer is used for the twitching transistor, and the bit line is made of Mo-Si polycide. Fig. 4 shows the fabrication process of the STT cell and Fig. 5 shows an SEM cross-sectional view of the cell. The cell measures 1.7×3.6 µm². The cell achieved a large cell capacitance of 37 ff using a 4-µm-deep trench with an 0.8-µm opening. The intercell lenkage current has been decreased successfully by miniaturizing the sidewall diffusion length, less than 0.1 µm, and optimizing the depth and the concentration of the p-well.

### III. MOSFET DESIGN

. Use was made of 0.7-µm CMOS technology for the peripheral circuit to achieve high-speed, low-power operation. Fig. 6 shows a cross-sectional view of 0.7-µm CMOS




Fig. 6. Cross-sectional view of 0.7-on CMOS technology for the peripheral circuit.




Fig. 7. Schematic cross-sectional view of the STD structure.




Fig. 8. Propagation delay time of conventional CMOS and STD CMOS inveners.

for the peripheral circuit. Since the memory cell is formed in a deep high-concentration p-well optimized for the STT structure, the peripheral p-well is optimized for peripheral CMOS and the chip utilizes the triple-tub technology. To realize high-speed operation the STD was used for PMOSFET's [9]. Fig. 7 shows a schematic cross-sectional view of the STD structure. This structure has a source/drain p\* region surrounded by an optimized p\*




Fig. 9. Equivalent circuit of the on-chip voltage converter




Fig. 10. Highest applicable voltage for conventional and LDD NMOS. Highest applicable voltage is defined as voltage at which transconductance degradation rate is less than 10 percent during 10 years of stress under the condition of 0.1-percent duty ratio.

region, and it minimizes the gate-drain overlap capacitance without series resistance penalty. Fig. 8 compares the propagation delay time of conventional CMOS and STD CMOS inverters. A 20 percent higher speed has been obtained, by, the STD attructure [8]. Incapted secondary reliability, an internal voltage converter is implemented on the chip. Fig. 9 shows the newly developed on-chip voltage converter. It consists of an optimized two-stage internal voltage sense circuit and a PMOS load transistor. The most important constraint here is the design of the internal voltage supply. Utilizing a LDD structure for NMOSFET4, a 4.0-V internal supply voltage can be used while maintaining high reliability and high performance, as shown in Fig. 10 [9].

#### IV. ARRAY DESIGN

In order to realize high-speed, low-power operation, two new circuit technologies, a new chip layout technique and the partial activation scheme, have been introduced for the array design.

The new chip layout is shown in Fig. 11. The wiring delay cannot be ignored in the design of a high-speed




Fig. 11. 16-Mbis CMOS DRAM thip phononicrograph.

16-Mbit DRAM. To minimize the wring delay without secrificing chip size, the peripheral circuit and decoders are placed at the center of the chip, and a double-level aluminum process is introduced. In large-scale memory, the power dissipated in the memory cell arrays increases significantly. In order to reduce the active current, a one-fourth partial activation scheme [10] has been adopted.

Together with the one-fourth partial activation scheme, a shared sense amplifier has been introduced to reduce the chip area.

#### V. A 100-MEZ SERIAL READ/WRITE MODE

In addition to normal RAM functions, this RAM has a 100-MHz serial RAM/warts mode. Using this mode data from 1×4 to 2K×4 bit can be serially accessed. This function will find wide memory applications in various image processing systems, especially in the high-definition TV systems being developed. In order to realize real-time image processing of the high-definition TV, the RAM has to transfer 2-kbit data serially with a signal rate of more than 74 MHz. Current RAM's with the nibble mode [12] or the dual-port configuration [13], [14] do not meet these requirements. The data rates of these RAM's are helwes 00 MHz, not fast enough for high-definition TV applications. An on-chip interleaved circuit which makes it possible

to read or write serial 2-kbit data continuously without extra chip area solves this problem. Fig. 12 shows a block diagram of the interleaved circuit implemented in this 16-Mbit DRAM. The cell arrays are divided into four blocks, with each block having an input port and an output port. Each block is composed of two 2-Mbit cell arrays (A and B banks) activated by clocks  $\phi_c$  and  $\phi_p$ . These banks are selected alternatively. When clock  $\phi_c$  is activated, 4 bits of data are serially read out to the data-out port from shift register A, and simultaneously 4 bits of data from bank B are transferred to shift register B. In the next cycle, when clock  $\phi_c$  is activated, the 4 bits of data already transferred in the previous cycle to shift register B, can be read out to the data-out port serially from shift register B, and simultaneously, the 4 bits of data from bank A are transferred to shift register A. This sequence is




Fig. 12. Block diagram of the interleased circuit implemented in 16 Mini DRAM.




Fig. 13. Timing diagram of the serial stad cycle.

illustrated in Fig. 13. Using the column address counter, up to 2 kbit of serial data can be read out continuously without spending any idle time.

In order to attain a, 100-MHz serial warre cycle, the carport effectively should be improved. A double-input-buffer scheme has recently been introduced in this chip. Each input port of present DRAM's has only one input buffer. This buffer is used for two purposes; one is to sense and latch the input data; the other is to transfer the data to the RAM. The single buffer cannot execute these two operations concurrently. Thus, the input data rate is restricted. This RAM has two input buffers per input port. While one input buffer receives the input data, the other can transfer previous data by using complementary clocks \$\phi\$, and \$\phi\$, as illustrated in Figs. 13 and 14. Using the double-input-buffer scheme, the input data rate is doubled and a 100-MHz serial warre cycle is obtained.

#### VI. CHIP CHARACTERISTICS

A microphotograph of the die, which measures 17.5 × 12.0 mm<sup>2</sup>, is shown in Fig. 11. The RAM consists of 16 sets of 1-Mbit blocks. The peripheral circuit and row/col-

metaled? Dr




Fig. 15. Obser




Fig. 16. Measured internal waveforms by an ED tester during the

umn decoders are placed at the center of the chip to

minimize the wiring delay.

Fig. 15 shows the op:rating waveforms of the random access mode. Typical R4S access times as small as 70 ns have been obtained. Fig. 16 shows the internal waveforms measured by an EB tester. The RAM is found to operate stably, as predicted by SPICE simulation [15]. A typical schmoo plot of external  $V_{ext}$  versus RAS access time is shown in Fig. 17. This RAM shows the wide operational margins for the external supply voltage.

The active current is typically as small as 120 mA at

190-ns cycle time.




Fig. 17. Typical schmoo plot of external Ver versus RAS access time




Fig. 1R. Resention time of 16-Mbit CNOS DRAM. The retention is defined as the sine when 30 percent of the total bits fall.

The retention time, defined as the time when 50 percent of the total bits fail [16], of the RAM is shown in Fig. 18. The retention time of the chip using a trench cell is also shown as a reference. The retention time is about 1 s at 85°C, which is as long as that of a trench cell. The activation energy of the retention time is calculated to be 0.042.0.7. This velue is very signers to helf of the Si-bandappid energy, which shows that the leakage phenomenon in the STT cell is due to the recombination current at the junction. From these results, the STT cell seems to be quite promising for 16-Mbit DRAM's.

The observed operating waveforms of the serial READ/ WRITE mode are shown in Fig. 19. A 10-ns serial cycle time has been achieved under a 5-V external supply voltage. The measured 100-MHz serial data rate is fast enough for a high-definition TV system. Table I summarizes the main features of the experimental 16-Mbit DRAM's.

#### VII. CONCLUSION

A high-performance 16-Mhis CMOS DRAM has been successfully fabricated. The chip utilizes the highly reliable and manufacturable STT cell and the high-speed STD structure. The circuit design used in this chip features new

TABLE I MAIN FEATURES OF THE EXPERIMENTAL 16-MOIT DRAM		
Process technology	Stocked trench copacitor cell Twin-nuo CMOS	
	3-poly/1-Mo-polyside/2A& Minimum design rule 0.7µm	
Gote length (effective)	MMOS 0.5 µm PMOS 0.5 µm	
Organization	4M words x4b	
Functional options	Fost serial read/write mode	
Power supply	5V (internal 4V)	
Chip size	17.5 z 12 mm <sup>2</sup>	
Cell size	17 x 3.6 µm²	
Access time	trac . 70ns, teac . 22ms	
Serial cycle time	IOns (IOO MHz)	
Active current	120 mA (1ac-190ms, Vec-5V)	
Refresh cycles	2048 tycks / 32ms	

on-chip interleaved circuitry and a double-input-buffer scheme. The cell army layout centers around perimberal dicults in order to minimize the wiring delays.

The chip obtains a 70-ns RAS access time by using this unique layout, together with the high-speed 0.7-µm STD structure CMOS technology. Using the interleaved circuit and the double-input-buffer scheme, a 100-MHz 2K x 4-bit serial READ/WRITE mede has been successfully realized. A retention time of 1 s at 85°C has been achieved by the STT sell. These new technologies hold promise for realizing 16-Mbis DRAM's.

#### ACKNOWLEDGHENT

The authors would like to thank Dr. Y. Takeishi, Dr. H. lituka, and Dr. A. Hojo for their continuous encouragement. They also acknowledge the contributions of the members of the DRAM project.

#### REFERENCES

- (1) M. Sonami et al., "A corrugated capacitor cell (CCC) for merge bit dynamic MOS metrories." IEEE Electron Device Lett., vol. EDL.4. pp. 90-91. Apr. 1931.

  (2) M. Koyanagi et al., "Novel high density stacked capacitor cells." in ISSCCRI Dig. Tech. Pepers. Feb. 1993, pp. 148-151.

  (3) S. Youkinks et al., "A&B parado/virtually SRAM." in ISSCCRI Dig. Tech. Pepers. Feb. 1993, pp. 20-21.

  (4) K. Mashiko et al., "A 4Mbit DRAM with indeed bit line adaptive side wall believed experter cell." IEEE Let. I. Sind-Soner Crimins, vol. SC-22, pp. 401-455, Oct. Proc. 1952.

  (5) M. Elby et al., "Young 1973.

  (6) M. Elby et al., "Young 1973.

  (7) M. Elby et al., "Feeling tomoideration and dielectric healaden in improvement of correspanded experience cell (CCC) for house DRAM. in IEEM Dig. Tech. Pepers. Dec. 1984, pp. 232-235.

  (7) F. Henjouch et al., "Percent schendinges for high densith high speed 16 merge bit dynamic RAM." in IEDM Dig. Tech. Pepers. Dec. 1984, pp. 232-235.

  (8) K. Tauda et al., "An experimental IAMb CMOS DRAM elby with a 100MHz scribt teed/write mode." in ISSCCR Dig. Tech. Pepers. Feb. 1983, pp. 232-248.

  (9) K. Tauda et al., "A proc. 1984, pp. 102-103.

  (10) T. Fungyona et al., "A proc. 1984, pp. 102-104.

  (10) T. Fungyona et al., "A proc. 1984, pp. 102-105.

  (11) S. Manache et al., "A 2-million pitel CCD imager covertial with an encophosa ultima photoconversion by m." in ISSCCR Dig. Tech. Papers. Feb. 1983, pp. 30-31.

  (12) S. Liblimoto et al., "A 246K dual port memors," in ISSCCR Dig. Tech. Papers. Feb. 1983, pp. 31-59.
- 13. 13. 13. Sulmoto et al., "A 256K dust part memors," in ISSCC'23 Dig. 14. Papers, Feb. 1983, pp. 32-59. Whitetide et al., "A dust-port 65 ns 64K ×4 DRAM with a 50 fa serial output," in ISSCC'86 Dig. Tech. Papers, Feb. 1984, pp.

- [15] X. Sahui et al., "A simplified accurate three-dimensional table look-up MOSFET model for VLSI circuit timulation," in Proc. CTCC, May 1933, pp. 347-331.
   [16] T. Kaja et al., "A & 2 and half-Ver sheath-plate capacitor DRAM cell with plate capacitor DRAM cell with plate capacitor DRAM cell with pp. 312-332.



Shipwoods Wassende was hore in Mie, Japan, on March 19, 1935. He received the RE degree in instrumental engineering from Keie University in 1971 and the M.S. degree in applied physics from Tokyo Inaliatus of Technology. Tokyo, Japan, in 1979.

1 1979 be indeed the Semiconduster Decise of the Company of Technology of Technology of Technology. Tokyo, Japan, in 1979.

Ediferency Colored to Semiconduster Decise of Technology of Technolo

Vidibite Oowald was been in Kageshima, Jepan on Devember 19, 1958. He received the B.E. and M.E. degrees in applied physics from the University of Tokyo Tokyo, Japan, in 1951 and 1931, respectively.

In 1933 he joined the Toshiba Research and Development Center, Toshiba Corporation, Kawasali, Japan, where he first worked on the development of a 1-00th DRAM. Since 1945 he have negated in the research and development of submicrometer CMOS DRAM's at Toshiba's ULSI Research Center.

Mr. Dowals is a member of the Physical Society of Japan.



Yemo Itab was born in Osaka, Japan. on August 1, 1953. He received the B.E. and M.E. deprets in electronic engineering in 1977 and 1979, respectively, and the Ph.D. degree in electrical engineering in 1982. All from Coaka University. In 1982 he joined the Teakhla Research and Development Cereter. Toolshib Corporation, Kewas tki, Japan. Hiner 1972 he has been engaged in the research and development of DRAMTa. His other technical interests focus on high-density EEPROM's.

Dr. Itah is a resember of the Japan Society of Applied Physics, the Physical Society of Japan, and the Institute of Electronics and Communication Engineers of Japan.



Koji Nakai was born in Tohyo, Japan, on April 19, 1974, He received the B.E. and M.E. degree, both in instrumental expinenting, from Kelo University, Tohyo, Japan, in 1979 and 1981, respectively.

In 1841 he joined the Toshiba Research and Development Center, Toshiba Corporation, Kaswalal, Japan, Sinne 1931 he has been entaged in the development of segablit DRAM's. Mr. Sakui is a member of the Japan Society of Applied Physics.



Krull Numets was born in Fukushima Preferture, Japan, on January 9, 1938. He received the B.E. and M.E. depress in electrical and electronic origins ring from Toyokashi University of Technology. Achi. Japan. in 1980 and 1982, respec-

ivrly,
In 1912 be joined the Research and Development Centre of Tambba Corporation, Salvad-ku,
Kawasaki, Japan, where be has been working on
the research and development of MOS memories
at the Teaches USIS Research Center.
Mr. Numata is member of the justicute of Electronics, Information
and Communication Engineers of Japan and the Japan Society of Applied Physics.



Manahiko Chibo was burn in Anmeri, Japan, on February 6, 1961. He sectived the B.E. degree in mechanical cogineering from Kein University in 1983.

in 1983.

He jeined the ULSI Research Center, Toshibo Corporation, Kawasaki, Japan, in 1983, where he is currently engaged in the development of high-density dynamic RAM design.

Mr. Chibo is member of the Institute of Electronics, Information and Communication Engineers of Japan.



Talabillo Hira was born in Hokkaido, Japan, on July 23, 1961. He received the B.E. and M.E. degrees in electrical regimering from Hokkaido University. Support, Japan, in 1978 and 1978. respectively. In 1976 he joined the ULSI Research Center. Todobis Corporation, Kuwasaki, Japan, where he has been engaged in the development of high-dimitity dynamic RAM design.

Mr. Harn in a member of the Institute of Electronics Information and Communication



Masako Okta was born in Kanagawa, Japan, on Frbruary 17, 1966. She received the B.S. degree in physics. [room Japan Women's University, Tobyo, Japan, in 1986. In 1986 she joined the ULSI Research Center, Toohba Corporation, Kawasaki, Japan, where the has been engaged in the circuit design of megabit DRAM's. Her current research instead reliability problems in ULSI design and design amountaires for ULSI.

Ma. Ohia is a oversity of the Institute of a and Communication Engineers of Japan.



July 12, 1939. He received the B.E. and M.E. degress to electronic englocering from Yokohama Nasional University, Vokohama Japan, in 1923 and 1931, respectively. Vokohama Japan, in 1931 and 1931, respectively. He joined the ULSI Research Center, Toshiba Corporation, Kawasaki, Japan, in 1931, where he be unrempty engaged in the development of high-density dynamic RAM design.

Mr. Fous is a member of the Institute of Electronica, Information and Communication



Funto Horigorbi was born in Yokwe, Japan, on Jone, Jr., 1952. He received the R.E., M.E., and Ph.D. Gegrees in electronic engineering from the Tokye Institute of Technology, Tokye, Japan, in 1976, 1978, and 1981, respectively.


In 1981 he joined the Trahina Research and Development Center, Tokshia Corporation, Kremaski, Japan, His work originally dealt with YL51 memories. Currently he is working on megabit DRAM's at the ULSI Research Center. Dr. Horigordhi is a member of the Institute of unication Engineers of Japan.



Ranchilo Hieda (MT6) was born in Futucka. Japan. on May 79. 1955. He received the R.S. and M.S. degrees in electronics engineering from the Kyudhu Institute of Technology. Futucka, Japan. in 1978 and 1980, respectively.

In 1980 he printed the Tookilos Research and Development Center, Tookilos Corporation. Kawasaki, Japan. He is currently working on the development of dynamic RAM's and ULSI deviate technology.

Mr. Hieda is a member of the Institute of the and Communication Engineers of Japan.



المنافرة المناسخين المستدينية المنافرة المناسمة المناسمة



# hronous static ram

Using a new static-ram structure featuring a clock input, zero wait-state memory access at 40MHz processor speed is possible with a 25ns device.

DAVID JONES

a microprocessor clock speeds increase, it becomes more and more difficult to design memory capable of keeping up with them. There is no problem with interfacing slow memory systems to the MC68030 microprocessor since the device's asynchronous mode illows wall states to be husered into memory accesses. But if maximum throughput is needed, memory accesses must be done without these delays.

Traditionally, very-fast static ram has been used to allow memory to be accessed at the speed required by high-performance microprocessors. In the case of a 250th second control of the control of th





Fig.2. Synchronous state rain medis usas external control logic than conventional state rams because of its check laput (R). Synchronous devices with 25 and 35ms access times replace expensive high-speed state rams with 5 to 10ns access times.

Fig.1. Internal structure of an MCM6292 synchronous static ram. Write-pulse logic required for standard static ram is on chip so fewer external control components are needed.





ЖLD

ers 08d, 724425

ELECTRONICS & WIRELESS WORLD

nal logic to interface them to the microprocessor, as Fig 2 chows. Internal elements
of the synchronous static ram are illustrated
in Fig 3.

Samples of four synchronous ram types
will be available from Motorola by the end of
this year. The MCMCSS? is a 16ft valid
device produced using the HCMOS III process. It has fourteen address inputs, four
separate data imputs and outputs, a writeenable line, chip-select imput and a clockinput designated K.

Operation of the device is as follows. On
the positive-going edge of the imput clock, all
chip inputs including control lines are latched. In addition, when the chock is low, the
output latches are transparent (open) and
are then held in the correct state when the
clock goes high.

clock goes high.

are then held in the correct state when the clock goes high.

If the address and chip-select signals can be supplied with the correct set-up and hold times with respect to the risting edge of the microprocessor clock, data can be read on the next rising edge of the clock. The time between these edges is therefore the cycle time of the memory.


During a write cycle, if the processor can surply address, control and data on the same clock edge then all can be latched targether. Complex write-pulse generation logic required with standard ram is now an on-chip function. Figures 4 and 5 show read and write timing for the 6252.

With the exception that its outputs are registered instead of latched the MCM6233 is the same as the 6252. In register-output mode, data that is valid when the clock goes high is from the previous cycle. The MCM6234 and 6295 are the same as the 6252 and 6295 are the same as the 6252 and 6295 are the same as the 6252 and 6295 are he same as the 6252 and 6295 are the same as the 6252 and 6295 respectively except that they have an output-enable control instead of a chipselect input. These two devices are designed to permit asynchronous control of the output-buffers.

It is now possible to build high-performance microprocessor systems with

put buffers. It is now possible to build high-performance microprocessor systems with very-fast external caches. In conventional designs, using synchronous static rams ex-coursalent to using ordinary static rams with 10 to 18ms access times — which are very expensive and of lower density. Synchronous static rams with 25ms access time allow a processor to operate at up to 40MHz without wait states.

David Jones is an applications engineer at Motorola's East Kilbride plant.



#### REAL-TIME CLOCK WITH PC SOFTWARE CIAL OFFER TIMEKEEPER



Adding a non-volatile real-time clock to a PC, XT or AT need not involve add-on boards or loss of expansion slots.

mr.Keeper is a battery-backed real-time clock in an i.e. socket that simply fits into an empty 28-pin memory socket or under the PC bios eprom.

## 25% DISCOUNT

The Transferger real-time clock with IBM PC onthuse and does normally cause 4.69.99 but £61/Hz readen can obtain own at the 25% decount price of 23/149 - 640/y inclusive - until 31 December 187 using this crosses.

Send a Christopical order for £87.49 psychiat to French 187.00 but for the 187.00 b

1244

**ELECTRONICS & WIRELESS WORLD** 

## A 1-Mbit DRAM with 33-MHz Serial I/O Ports

KIYOTO OHTA, HIDEKI KAWAL MASARU FUJIL TOSHIO N'ISHIMOTO, SELJI UEDA, AMD YUKIO FUR'JTA

requery circuits, a divided arresting method, and optimized layers design.

The chip is infortuned with a 1.5-pas double-level polycullent as double-level shadows realties approached from any accordance to a compact chip design. The chip size is \$1.00 × 11.3 mm<sup>2</sup>. This mercury has high-pened input and compact capability as well or random accessibility. To see learners are untiable for TV and VCR iron messenty system applications.

#### 1. INTRODUCTION

RECENTLY, digital signal-processing techniques have been applied to TV and VCR systems in order to obtain high picture quality and additional leatures. In the digital TV or VCR, system, field or frame memories are used for storage of the information of complete video fields or frames [1]. [2] A memory of large bit size and fast data rate has been strongly required for this field or frame-memory application. In the NTSC system, for example, memory appuramon. In the N150 system, for example, one field video information is approximately 1.9-Mbit when sampled at  $4 \int_{M} (14.1 \text{ MHz})$  with 8-bit resolution. And an approximately 21.6-MHz (8  $f_M$ ) data rate is required for a noninterfaced scanning application.

CCD memory [2] and serial accessmentary, [4] have already been developed for the field memory application. However, they have no random accessibility, and thus are insufficient for further applications. On the other hand, some dual port video RAM's [5], [6] have been developed for the frame buffer application in the graphic display system. However, they are not always suitable for handling the continuous video signal.

In view of the above requirements, we have developed a I-Mbit DRAM suitable for either field or frame memory application in the digital TV and VCR systems. The memory has 33-MHz serial 1/D ports and internal serial/paralconversion circuits. The memory can deal with asyn-

Manuscrips received April 4, 1984; seviced May 20, 1984; K. Ohia, H. Kawai, M. Fejii, T. Mahimota, and Y. Feren are with the Device Development Reparament, Matunalias Decreacies Composition, 19 Michilagh, Kaszan-La, Koon 601, Japan.

3. Unde is with the Kyons Research Laboratory, Matunatrias Decription, 10 Frighting Research Laboratory, Matunatrias Decription, Composition, 19 Frighting Research Laboratory, Matunatrias Decription, IEEE Log Number \$609903.

chronous inputs and outputs at a 13-MHz data rate and has random accessibility, which allows wide applicability. This paper describes the 1-Mbit DRAM with 33-MHz

serial I/O ports [7]. In Section II the chip design tech-niques concerning circuits and layout are discussed. Sec-tion III describes the 1.2-pm double-level aluminum NMOS process technology used to fabricate this memory, in Sec-tion IV the characteristics of this memory are described and the ability in late of the internet of the section IV. and the chip application is also discussed.

#### II. CHIP DESIGN TECHNIQUES

#### A. Chip Construction

Fig. 1 shows the chip block diagram of this memory. The memory has an organization of 236K x 4 bits, Each 256-kbit block has two sets of serial/parallel data conversion circuits, which are constructed with 8-bit serial shift registers, for data input and output. The 256-kbit block is divided into eight units, resulting in IZK x 8-bit memory cell arrays. Each array has an I/O controller circuit, which controls the data flow between the 32-kbit memory block and its corresponding shift-in and shift-out registers. This memory is randomly accessible to one of 12-kbit addresses. Eight bits of serial dats are associated with and address. Serial data inputs and outputs are controlled by scriping control (SIC) clock and serial-out control (SOC) clock, respectively. Two clocks, /RS and /WS, control the data transfer operation in the 1/O controller blocks. This meroory has a 9-bit address counter to refresh the RAM every 512 cycles, and it is controlled by the /RFSH clock. A one row address redundancy circuit is included in this memory.

The frame memory for a digital TV or VCR system should be capable of dealing with a continuous video signal input and output stream. In view of this requirement, the 1/O controller block mode to be designed to perform continuous data input and output simultaneously. Also, data transfer between the shift registers and the memory block should be executed quickly and smoothly.

Fig. 2 shows a schematic diagram of the 1/O controller with data flow between the 12-kbit memory block and

0018-9200/86/1000-0649501.00 C1986 IEEE

CALL THE MENT OF THE




Fig. 1. Block diagram of the samony. Memory ord arrays are divided and four arts of 154-bblt blocks which have an organization of 1315 x I




Fig. 2 1/O controller block (enclaned by deried line) controls data research because alith secretary and garmany block.

corresponding shift-in and shift-our registers. The I/O controller block is constructed with a data-in latch, a data-out latch, and a multipleater to switch data input for the shift-out register. Fig. 3 shows the timing diagram for this memory operation.

The imput data carried by the shift-in register are stored.

A STOREST CONTRACTOR

The injun data carries by the shall-in register are stored on the data-in latch under the control of the /WZ clock. The data stored on this data-in latch are written into the memory block in following schoolsy warre cycle. Once the data are stored, the data-in latch holds the data and it is unaffected by operation of the shift-in register. The data-in latch allows the data bird them for writing input data into the memory block to be protouged sufficiently, and permits continued high-speed serial shift-in operation.

The output data from the memory block are stored on the data-out latch under the control of the //S clock, and then transferred to the shift-out register through the multiplexer. The multiplexer selects either data from the data-out latch or from the provious thift-out register. The data multiplexing is executed smoothly under the control of //S and SOC clocks. The readout data can be transferred from the memory block to the shift-out register within the minimum serial-out cycle time. Therefore continuous serial data output can be performed, even during the data transfer from the memory block to the shift-out register, with




Fig. 1. Timing diagram for the same clock rese that /wirth operation. At the fulling edge of /WS, injury data are transferred to the details inch and are winner onto the memory cell in the following reporter water cycle (during low / WE). Resident data from the security cell are resident in the following resident in the content of the content of the following resident in the following residen

no change in zerial data access time. Furthermore, concurrent handling of data-in and data-out can be performed by the I/O controller block with the two clocks /P/3 and /AS.

#### C. New Register Circuit

A new type of dynamic register circuit, shown in Fig. 4, is designed to achieve high-speed data transfer operation through the I/O controller block and the shift registers. The register circuit is composed of a set of transfer gates, a comparator to which a dynamic differential amplifier is applied, a buffler, and a lauch. Data flow is controlled by three clock plaues \$\phi\_1\$, \$\phi\_2\$, and \$\phi\_3\$ lo the case of the shift-in register, these clocks are triggered by the SIC clock. Transferred data from the previous register are latched with the clock \$\phi\_1\$ and suned with the clock \$\phi\_1\$ and suned with the clock \$\phi\_2\$. The clock \$\phi\_1\$ activates the buffers to drive the shift register data has lines. The latches hold the data during precharge

.

. ...

- Carles - LEGISLANDE







Fig. 4. New type of dynamic register cir



Pig. 3. Circuit diagram of divided sensing method. Bit lines are divided into two parts by transfer gain (gaind by 641).

cycle of the SIC and SOC. These latches are constructed

cycle of the SIC and SOC. These latches are constructed with an E/E inverter whose load gars are pulled up to a  $V_{rr}+a$  level. The delay time from  $\phi_1$  to  $\phi_2$  is designed to be approximately 3 as for typical coorditions.

This register circuit with the differential signal handling makes it possible to realize fast and stable operation, in rgite of its rather heavy loading capacitance due to the positioning of thirt registers. In order to achieve high-speed performance of data transfer between the tall registers and the 1/10 controller, the output of the comparator is directly connected to the next register input. Furthermore, in order to reduce data access time, the output buffers are directly driven by the last shift-out registers.

#### D. Sensing Method

This memory employs the divided sensing method, shown in Fig. 5, in order to enhance performance. The bit lines are divided into two parts by transfer gates, which are controlled by clock \$\(\phi\_{\begin{subarray}{c}\phi\_{\begin{subarray}{c}\pha\_{\begin}}}}}} \end{subarray}}}}} \end{subarray}}} \]




coarsols. Chip size is 5.83 × 11.2 mm²



MBI is selected, readout operation is performed as follows. MB1 is selected, readout operation is performed as follows. The selected cell data are read by the sense surplifier SR. The readout data pass through the transfer gate to the memory block MB2. Then the data are simplified by sense amplifier SA2 and transferred to the active restore circuit. On the other hand, when the memory block MB2 is selected, data are read by the sense emplifier SA2 and transferred to the active restore circuit without activation of the sense amplifier SA1, with this sensing method, the transfer ratio of  $C_B/C_2$  for the first sensing stage is approximately 10, which is enough to realize a stable sensing correction. sensing operation.

#### E. Chip Layout

Fig. 6 shows a microphotograph of this memory chip. Fig. 7 shows the physical location of the circuit blocks in this memory. The chip size is 63.86 mm<sup>3</sup> (5.88×11.2 mm<sup>3</sup>), and the memory cell array occupies approximately



For it. Connection scheme of shift registers.

54 percent of the chip area. The memory cell array is divided into 64 blocks of 16-khit per block. A pair of these blocks and the sense-amplifier block between them make up a 32-kbit termory block. The shift-in register, the shift-out register, and the I/O controller blocks are located at the center of the chip. Each shift-in register, shift-out register, and the I/O controller block is taid out adjacent to the corresponding 12-kbit memory block. This configuration gives high-speed performance and stable operation of the memory, and provides two additional advantages in circuit design. First, the length of the memory data lines between the memory block and the I/O controller block is minimized in this configuration, which is term minimizes the stray capacitance of the memory data lines and is necessary in obtaining high-speed sensing. Second, the 32-pains of memory data lines acide revue nor more despited in the configuration is also effective in obtaining sable operation and minimizing pattern sensitivities. Ferthermore, the shift register arrangement, shown in Fig. 8, results in equalization of the shift register bus lines and output loading capacitance, and is needed to obtain high-speed and stable serial-in and serial-out operation.

#### III. PROCESS TECHNOLOGY

This memory is fabricated with 1.2-pm double-level polynilicon and double-level aluminum N-channel MOS process technology. Table 1 summarizes the key process narameters.

Fig. 9 shows a cross section of the memory cell. The memory cell uses the conventional planse-type capacitor. The cell plate is formed with the first level of polytificon. Word lines are made with the second level of polytificon stitched to the second-level aluminates word lines as 15 positions of equally divided length. This word-line runc-ture reduces signal propagation delay caused by wiring



Process	<b>653</b>	
• •	Despite forel onto ellipses	
•	Souble level planters .	
	LD Streetme	
	Immed LOUIS	
ist tota Zaterial	Petr el II ma	
2nd data Baserial	Poty silkes	
104 firte Orlin	190 A	
2nd Sate Stride	59 A.	
Orto Laurth	1.2 @	
. Electors Pitch	1.0 =	
BIS Blee	let Alvaime	
Bard Line	2nd Pelo St / 2nd 41	
Coll Stan	4.8 m = 7.8 m	
Chip Slam	1,23 m × 11.2 m	



- F COL SEA - 4.5 im - 7.5 m

Fig. 9. Cross section of sectiony cell.

resistance to approximately 1/200 of that for the second-level polysilicon alone. The cell size is  $4.5\times7.8~\mu\mathrm{m}^3$  (33.1  $\mu\mathrm{m}^3$ ). A cell capacitance of 33 IV is realized by using a 100-Å gate oxide thickness and an improved LOCOS-process. To achieve a highly reliable memory cell, the cell plate is biased to one-half of the  $V_{\rm cr}$  level.

process. To amove a mignay remains memory cell, the cell plate is biased to one-half of the V<sub>r</sub>, level. The gate oxide drickness for the second-level polysilicon is 250 Å, and the minimum gate length is 1.2 µm. An optimized lightly doped drain (LDD) structure is applied to translators in order to suppress hos-electron injection and thus to suppress degradation of translator characteristics.

An optimized interlayer insulator fabrication process between the first- and second-level aluminum layers results in a minimum pitch of 3.0 pm for the second-level aluminum interconnections which is the same as the first-level aluminum process red-level aluminum process recharactery aids in exhibitoring an effective interconnection layout and in reducing propagation delay times.

La Line of a Staffatur


863 FH PG 0606



Fig. 10. Typical compet transform. Al V. = 45 V and at tors. Verdeal: 2 V/divs bordonnal: 10 m/div

### TABLE II

Orum lank kee	2341 = 4°510
Paulings	60 pla, 600 pli 827
Prop Santo	1 0 a 70 E
Serie) Crule Time	30 to 00
Serial Arena Tim	19 00
founding Corner	100 m6
Stand to Correct	12 00
Bofresh	\$12 cm1cm/ \$ cm
	Arto Bolivesh (/8752)
	Seres televal (CE)



or and Il-bit renob


#### IV. CHARACTERISTICS AND APPLICATION

#### A. Characteristics

Fig. 10 shows a typical output waveform with SOC clock. Approximately a 10-ms serial access time is achieved at V<sub>m</sub> = 4.5 V and at room temperature. Under typical conditions (V<sub>m</sub> = 5 V and T<sub>s</sub> = 25°C), and at 13-MHz serial operation, active current is 100 mA and aunohy current is 12 mA. Typical characteristics of this memory are summarized in Table II.

#### B. Application

As an example of the application of this memory, a noninterfaced scanning TV application is described. Fig. 11 shows the scheinstics of an example of the interfaced-to-noninterfaced conversion system for NTSC digital video signal sampled at  $4 \int_{\mathcal{M}}$  with 3-bit resolution. The sampling frequency  $4 \int_{\mathcal{M}}$  is 14.3 MHz, and thus  $8 \int_{\mathcal{M}}$  is 23.6 MHz



13. state-executy-event sych desing chart. This recently can come the BEAD-MODRY-EVENT cycle at a 13-billio data rate. This ide can be applied to assistant and assisting.

for the NTSC system. The field memory, which is constructed with two of these 1-Mbit DRAM's, and a pair of line memories, operating with a 4 f<sub>ss</sub>, input data rate and 8 f<sub>ss</sub>, output data rate, make up the system. The field memory is operated at 8-f<sub>ss</sub>, clock rate for both data-laput and data-output. READ-MODIFY-WHITE cycle timings, shown in Fig. 12, are applied to the field memory. A noninterfaced video signal is obtained by alternating the output from the line memory and the field memory.

#### V. CONCLUSION

A 1-Mbit DRAM with 33-MHz serial 1/O ports has been developed with internal serial/parallel data conversion circuits and a newly designed I/O controller circuit. The dynamic register circuit and sensing method offers his opinion regular circum and sensing meason circum high-speed stable operation with an optimized isyout.

It is to be a substantial operation with an optimized isyout.

It is to be a substantial operation of the substantial operation operation of the substantial operation tions.

#### ACKNOWLEDOMENT

The authors wish to thank H. Hasegawa and T. Oobara for their support and encouragement, and the members of this project for their valuable contributions.

#### REFERENCES

- 8. Sembly, Y. Kento, Mr. resuggered to a construction of PAI, Philip between quality figigal TV for NTSC and PAI, PLICE Towns. Corrumer Derturns, vol. CE-D0 and App. Acq. 1998.
  W. Correlate "Resuggested Instant TV consumpt with grade to the design of the PAI, The Community Community of the Community Community of the Community Community of the C
- [3]















#### The SBus: Sun's High Performance System Bus for RISC Workstations

#### Edward H. Frank

#### Sun Microsystems Inc. Mountain View

#### Abstract

A critical element of Son's recently amounced SPARCindon 1 is its memory and 100 expansion has, which we call the SBus. The SBus it a 31-bit bus that provides the memory bandwidth necessary to provide low-miss-cost scores by the CPU as well as low-learny access by 100 devices such as Ethernet and SCS1. The SBus is not a general-purpose barrighane bus. Rather it is designed as a direct thip-level interconnect for use on a CPU member-board and as the interconnect for use on a CPU member-board and as the interfaces to 100 expansion cards that plug directly into the member-board. Interfacing to the 3 Euro requires only 02 signal plus. This modest pin count together with CMOS-compatible signaliting protocols and electrical characteristics, makes the SBus ideally suthed to today's low-cost CMOS gate arrays, which are the worthorses of low-cost high-performance RISC workstations.

#### Introduction

The SBus is a high-performance dovice-level bus used in Sun's recently introduced Sl'ARCustion 1 (1). The SBus is dealgood to support the performance and cost constraints imposed by a high-volume RISC-based dealtop workstadion, important features of the SBus include:

· Synchronous operation.

THE STATE OF THE PROPERTY OF THE PARTY OF TH

- System clock speeds ranging from 16.67 MOHz to 25 MOHz. والمنافع المستعملة المناسية
- · A 22-bit dear bear money
- Support for 32-bit Direct Virtual Memory Addressing (DVMA) for SBus masters.
- A 28-bit physical address.
- Burst enodes that allow 32 bits of dars to be transfered every clock cycle.
- Dynamic bus sizing for 8-bit and 16-bit devices.
- Bus return for supporting slow devices.
  CMOS-compatible driving and leading, so that CMOS
- gaze arrays may be connected directly to the SBus.
- Geographical device selection, so that no jumpers
- able device configuration using Forth

This paper is an overview of the design of SBus. As with most buses there is the issue of what is theoretically possi-ble on the bus versus what happens is a particular imple-mentation, such as Sun's SPARCstation 1. Since the SBus will be used to a variety of Sun systems, this paper de-scriber the SBus generically, and refers to the SPARCITA-tion I only to illustrate one of many possible implementations.

## 2. SBus Design Goals and Features

The process of designing a high-volume RISC workstadon requires that the designer carefully balance invest such as time-to-market, the available technology, performance, features and cost. Early in the design of the SPARCasadon I, Sun engineers focused on CMOS gate arrays as the technology of choice. In doing so, it became apparent that the most cost-effective way to implement the system was so have single-high-performance but that could be used both to concern the unreceived. nect the processor's cache to memory and as the interface for on-board and plog-in I/O devices.

for on-to-the and projects to describe.

In creating the SBus, the foremost goal was that overall system performance should not suffer due to the design of the SBus. Since in enany systems the SBus would be used as the instructoratest between the cache and main memory, it was mandatory that the SBus allow cache-fills to happen as fast as main memory could provide the data. Hence the SBus seeded to support peak data rates commensurate with the fast page-mode data rates of current and future dynamic

the far page-mode data rates or current and roture dynamic memories.

The next most important goal was that I/O devices, including Ethernes and FDDI, be able rely on the same high-performance, low-latency access to memory that is available to the central processor. The reason that meeting this goal was desirable is that it allows high-performance I/O devices to be implemented without large private buffers, thus submanishly hauserine their rest. tially lowering their cost.

Another goal was that it be possible to implement the inter-face between an VO device and the SBus in a low-cost CMOS gare-tray, without having to use external buffers or drivers. This goal was important in that many of the I/O sub-systems connect to the system via the SBus. For example, in the SPARCatation 1, the SCSI and Ethernet Direct Virtual Memory Addressing (DVMA) controller, the DRAM con-troller, and the frame-buffer controller are each implemented as a single chip.

CH2843-1/90/0000/0189\$01.00 e 1990 TEEE


A final goal was for the SBus to be the interface for I/O expansion. Because the SBus was designed as a motherboard system bus and not as a backplane bus, it was possible to achieve this goal by keeping the physical dimensions of single-slot expansion cards to a modest 3.5 inches by 6 inches. Thus, the SPARCtuation 1 ran provide 3 SBus expansion slots directly on a motherboard-that measures only 8.5 liches by 11 inches, even given that the motherboard contains all of the logic for the entire workstation, including main memory.


The combination of these grab served to reasonably constrain the speec of possible architectures for the bus. The performance criteria meant that the bus coght to allow for a system clock of 20 to 25 MHz, times this range is compatible with fast-page mode cycle times of 1 and 4 Mbh DRAMS. At the same time, the desire to use the SBus as the I/O expansion bus, together with the derive for ingigle-chip CMOS I/O interfaces, served to make 25 MG/s a reasonable maximum clock frequency, due to overall bus capacitance and the drive ability of typical gase-array output buffers.

#### 3.º SBus Design Principles

Meeting the goals discussed above resulted in three major design principles that are reflected throughout the protocols:

- Synchronous operation. The SBus controller is responsible for generading a fixed-frequency clock in the range of 16.67 MHz to 25 MHz. All signals are sampled on the rising edge of this clock and must by driven such that they moet the SBus setup-time and hold-time requirements, under conditions of worst case skew. SBus interrupts are allowed to be asynchronous; it is the responsibility of the controller to "synchronous," them to the system clock. (See Figure 1.)
- 2. Active drive. After having been asserted, a vi-state control signal is actively driven to its emissioned state before the source removes its drive. This principle is needed in order to drive the bus using the CMOS output buffers found on typical gate arrays. The alternative of using open-drain signals and pullup resiston would have been too slow and would have resulted in undestrable state power dissipation. (See Figure 2.)
- 3. No driver overlap. No signal (except open-drain interrupts) is driven by two sources during the same clock cycle. Adhering to this principle guarantees that output drivers never fight. In this way the SBus avoids problems such as unreliable operation and excessive power dissipation. Once again, using open-drain outputs would have been incompatible with low-power CMOS. (See Figure 3.)








Figure 3. No driver overlap.

#### 4. SBus Signals and Expansion Cards.

The SBus uses 82 signal pins for communication. A further 14 pins are used for power and ground in the case of SBus expansion devices. A single-width SBus expansion devices to single-width SBus expansion card is approximately 3.5 Inches by 6 Inches and connects to the SBus via a 96-pin high-density connector. An expansion device is allowed to load each SBus signal with 20pF of capacitance, and at 20MHz rach device must be able to drive a load of 120pF per signal. Finally, each expansion device may draw up to 2 amps at 5 volts.

Table 1 is a summary of these signals.

#### 5. Typical SBus Systems

As with most system interconnects, the SBus can be used in a number of configurations. The SBus was originally designed with the corden that the CPU was a special puridipart on the SBus, in that it mes a special part of the SBus controller to gain ascess to the bus. We call this ecofiguration a heav-based isBus. Nordinally, SBus masters use the translation hardware in the SBus controller to translate the virtual address that the master has placed on the data lines into a physical address that the special part of the SBus controller places on the address fires. The controller there is any the SBus cycle by asserting address trobe, beginning a "slave" cycle. What makes host-based systems special is that due to the CPU's special path, the translation phase of a bus cycle on the CPU has a (logically, at least) private address translation incility.

However, there is nothing that says that the CPU must have this special port. In enderstanding how the SBus, it is tracted to consider "symmetric SBus systems", in which all accesses to the bus, including the CPU"s, are DVMA cycles.

#### 5.1 Host-based SBus Systems

A host-based SBus, as shown in Figure 4, is one in which the CPU (for example, a SPARC processor), uses the SBus to principal memory and I/O bus. In most high-performance systems, the processor will be connected to the SBus via a cache and memory management unit. Depending on exact implementation details, the systems bus interface in the cache and MMU may simply be the SBus interface.

As memboned above, this configuration is the one for which the SBus was originally designed. Because the processor core incorprotees the SBus controller, at dires the processor expectate to be a special SBus participant, Indeed, as will become apparent, the only reason we need to separate an SBus cycle is to a translation cycle and a slave cycle is that in a host-based system, the processor does not use the SBus DVMA mechanism to translate virtual to physical addresses. Rather, the processor uses a direct path to the MDMU for this purpose. One reason for implementing systems in this way is that the MDMU may want to provide special services to the processor such a larger virtual address space, ability to handle page faults, exc.

Table 1. SBus Signals.

Name	1/0	Description	Oriven By
PA(27:0) D(31:1) Size(2:0) Resd	-38-	Physical Address Data Transfer Size Transfer Oirection	Controller/Masters/Staves Controller/Masters Controller/Masters
Clock Addressa Strobe Stavetielect Ack(2:0) LateError Request Grant	-058-	Controller Otech Address Simbe Slave Select Acknowledge Memory Ernr Bus Request Bus Grant	Controller Controller Controller (one per sint) Controller/Slaves Controller/Slaves Masters (one per master) Controller (one per master)
IntReq(7:1)_ Reset_ Extension	ر ا ه	interrupt Request Reset Future extensions	Masters/Slaves (open drain): Controller Masters/Slaves/Controller
Gnd (7) +5V (5)	PG PG	Ground Power	Controller Controller (2 Amps per
+12V (1) -12V (1)	PG PG	+ 12 Volt - 12 Volt	slot, max) Controller Controller

artificance of the confidence of




Figure 4. A host-based SBus system. The SBus devices shown are the ones used in Sun's SPARCstation 1. Note, however, that in the SPARCstation 1, the SBus controller is physically part of the Cache and MMU ASICs.




Figure 5. A symmetric SBus system.

In some very high performance systems it may be desirable for the SB us to be used only for UO, and not as the processor's path to main memory. This configuration may be useful in systems that erablely memory buses that are wider than 32 bits. In this case a processor bus to SB us interface will either support beforectional transfers, or the SB us will need to have local memory, assuming that UO masters will be on the SB us.

math-fullifield man

#### 5.2 Symmetric SBus Systems

The a symmetric configuration, as shown in Figure 5, the host CPU is identical to every other matter on the bits. In this case, the SBus controller is responsible for all of the centralized functions as discussed above. Note that in this configuration there is nothing that prevents the CPU from having private memory, as well as its own MMU for providing translation services for access to that memory.

THE WALL

#### The Basic SBus Cycle

As illustrated in Fagure 6, a complete SBus cycle, which we often call a DVMA cycle, comists of a translation cycle, which results in a physical acidress being placed on the bus, and a slave cycle which causes done to be transferred be-tween the master and the tlave. When the CPU master ac-cesses the SBns in host-based systems, no translation

#### 6.1 Translation Cycle

EL MILLE PROPERTY

The translation cycle begins when the SBus controller, having denoted that some master has asserted Request\_ de-cides to grant bus access to that master. At this time:

- The SBus controller will araen Grant\_for that master,
- · On next rising edge of Clock, the selected master will On next tring cage to vocate, the selection making was sample Grant\_ as asserted and must immediately place a virtual address onto D(11.50) for exactly one clock cy-cle. The master must also, drive Size(2:0) and Rend to their appropriate values.
- The SBus controller will sample this address on the fol-lowing rising edge of Clock. If the matter is writing to the slave, it must put the first word of data onto D(31:0) at this time.
- The SBus controller must then translate the virtual address. When the SBus controller places a physical address onto PA(27:0) and asserts AddressStrone, the translation cycle ends and the slave cycle begins.

#### 6.2 Slave Cycle

At the beginning of a stave cycle the bus controller with

- · essen AddressStrobe\_
- · drive a physical address onto PA(27:0).
- tasert Slave-Select\_ for the designated slave,
   and, in a host-based system, Read, Size(2:0), and D(31:0) (if performing a write), will be driven at this

time. The selected slave then has up to 255 clock cycles to per-form the requested transfer and issue a non-fille arknowl-edgment on Ack(2:0). In the case of a burn trunsfer multiple acknowledgments will be generated by the slave even though AddressStrobe, remains asserted for the en-dire time. After the last acknowledgment, the slave must drive Ack(2:0) back to the fille state for one clock cycle, and in the following whet cycle primers to three Latestray may in the following clock cycle remove its drive. LateError\_may in the following clock cycle remove its drive. LatteError\_may be asserted by the slave two clock cycles after Ack(2:0) asserted. In the case of burns transfers a slave that is expable of transfersing a word per cycle will leave Ack(2:0) asserted for the each clock cycle a word is being transferred. Slaves that require more time must drive Ack(2:0) back to the field stars during the invertening time. In all cases after the final Data Acknowledge the slave must be certain to drive Ack(2:0) back to the idle stars for a cycle, and then remove the drive. remove its drive.




Figure 6. The basic SBus cycle, illustrating both translation and slave portions.

The state of

#### 7. Performance and Latency

One of the principal ranionales behind the design of the SBus was the desire for high performance. The obvious reason SBus performance is important is that it is an significant element of overall system performance. Less obvious, but a key modivation behind the design, is that having a high performance has can reduce the cost of bus masters by allowing the masters to have a eminitum of privats boffer memory. Obviously so realise this capability, a system built around the SBus must include high-performance system memory that is able to satisfy the raw bandwidth requirements of the devices on the bus. Carfolly implemented SBus systems should have no trouble keeping up with I/O devices such as FDDI. Of course, since many of these systems will be using the SBus as the CPU's memory bus, system and board designers must consider the impact on CPU performance if a master—uses a substantial fraction of the sustained bus bandwidth.

Raw SBus performance is provided by allowing a system clock of up to 25 MHz. Through it origin have been possible to design the SBus to run at higher clock frequencies, 25 MHz represents a nice belance between ultimate performance and case of system design and integration when boards are built by different standardstrees.

Potentially, the SBus can manifer a word every check cycle. So at 25 MHa, the SBus has a peak data raw of 100 MB/second. The SPARCandon 1 implements a 20 MHs SBus so its peak transfer rate is 80 MB per second. In terms of sustainable transfer rates, the SBus provides for burst transfers of up to 16 words (64 bytes), with the opportunity for one word to bi transferred each clock cycle. In the case of a bost-based SBus, where a CPU matter can overlap address translation with an earlier but cycle, as few as two cycles of overhead are possible, leading to a borst transfer rate of 64 bytes every 18 cycles or 89 MB/second. In the SPARCandon 1, tarms transfers are limited to 16 bytes, and take 11 clock cycles in the case of a CPU access to system memory, resulting in a sustainable burst transfer rate of approximately 29 MB/second.

DVMA masters will incur at least an additional 2 clock cycle promitted (or the translation cycle, resulting in a minimum of 20 cycles to transfer 6 bytes, or 80 MB/second at 23 MHz. Once again the leability of a memory system to provide data at this rate may reduce this performance. For example, in SPARCstation 1, only 16- byte burst transfers are supported for DVMA, and such bursts require 13 clock cycles when accessing system memory. Thus at 20 MHz, as SBus master is a SPARCstation 1 can achieve transfer rates of about 5 MB/second when transferring data to or from system memory. Note that the transfer rate in a SPARCstation 1 is illustrated by system memory, not the SBus per se.

The other important parameter that affects performance is beteney. The SBm addresses latency in several ways. First, the maximum length of any above cycle is 256 clock cycles. A slave that requires additional time to complete a request, must use the bus terms mechanism.

Second, no more than eight but masters are allowed in any system, and arbitration between these masters is fair. Thus, the absolute worst case basency for a master is approximateby 118 as at 6.67 MHz.

A more likely latency condition in a high-performance system is that on occasion a matter may need access to the us white some other matter is accessing a flow tilave. In this case, the latency can be slightly more than 256 clock eycles, or 15 µs as 16.67 MHz.

Though some devices may need to be designed for worstcase latency, most I/O divices can be designed based on expected latency. A good example is a divice such as an
Ethernet controller where system performance depends on
having good sverage case performance, but the system will
not malfunction (though a few packets may be lost) if worstcase latency occurs once in a while. Hence, a more typical latency condition is than a enaster must wait for other matens to complete their SBm cycles to system memory. In the
case of SPARCistation 1, the worst expected issency is
when four masters are all competing for the bra.
(SPARCistation 1, and competing for the bracise of SPARCistation 2, and two expansion shot capable of supporting DVMA masters.) Assuming that all four
devices are accessing main memory, and performing burst
transfers, a master will be able to transfer 16 bytes of data
approximately every 50 clock cycles (11 + 3°13). At 20
MH4, this results in a transfer rate of 6 MBAccound per
SBus master, or approximately 24 MBAccound aggregate
throughputs.

#### 8. Conclusions

The SBus is a new tind of system bus that reflects the needs of high-performance RISC-based workstations. The SBus was designed to optimize a number of performance and cost objectives and in doing so:

- Provides high performance at very low cost.
- Takes advantage of modern VLSI technology by allowing low-power CMOS devices to connect to the bus without the need for special drivers or receivers.
- Demonstrates that high performance, expendable hand machines, can be built at costs that are more typical of PC's than workstations.

By providing low-cost expension capabilities in their machines, workstation vendors provide opportunities for customers and third parties to add value to their systems. Indeed, the Sius is one of the mechanisms Sun uses to insure that our systems are open. Thus, Sun will be making the Sius available to developers and customers so that they can build expansion cards that connect to machines such as SPARCatasion 1.

#### References

[BcFr 1989] Bechtolathins, A.V., and Prant, E. H. "SPARCitation 1: Beyond the 3M Horizon," SanTechnology, Vol 2., No 2. Spring 1989, pp. 46-58.

### ISSCC 87 / FRIDAY, FEBRUARY 27, 1987 / GRAND BALLROOM WEST / 1:16 P.M.

[See page 42] [or Figure 2.]

#### SESSION XIX: HIGH DENSITY SRAME

PALL IRE: As EXbyte Intelligent Cocks Memory

Takayaki Watanaba

HEC IC Microcomputer Systems

Kanagawa, Japan

WITH THE ADVENT OF FINE-LINE fabrication to choology and incorporation of pipelialing architectum, nevert dogle-chip enlarge-processors have maximum speed as high as several MDE. On the alter hand, the gred of the system has it relatively less because of allower main memories.

To fill this pred gas, the case of cotto memories in a microprocessor system has become commonplace. Some modern onlero processor system has become commonplace. Some modern onlero processor seems have excelly memories, and one milited pages intended and a declisated thip for the ciths overnary and memory management unit.

A gential-purpose intelligent cashs memory with 8Kbyte

calcin procream have see-ship memorits, and does nixed page intereduced a declared this for the orth seemeny and memory management unit.

A genuis-purpose intelligent crisis memory with RKhyte data memorites and support functions, will be reported. Four dealing such weat seems religibly with most high-performance 16th and 13th adversariation of the control of the series of 16th life or higher, exchannial ratio of the than 35th, and sayand shilly to a multi-processor system.

The first two requirements review the cache memory to upwrate at an access time of ten than 35th after the requirements review the cache memory as the signal to word rational of the than 15th of from officers are recommended to a sector time of the than 85th of from officers are recommended to a sector time of the than 85th of from officers are recommended to a sector time of the than 85th of from officers are recommended to the a check obly were remained by computer demands that the a threat often memory of more than 85th, Smalerian showed that a date memory of more than 85th processors absorbed to a section to the exchange at the state of the section of the state of the section of the

1 Chd. L and Eabn. J. "A 40E Casho Momory and Momory Management Unit", ISSCC DIGEST OF TECHNICAL PAPERS, D. 50-51 (Feb., 1986.

Advanced Information 80366, batch

<sup>2</sup>MC 18028 27b Mieropro-essez User's Man \*Oost, Y., et. al. "A STE CHOS VLEI Microprocessor with Ou-Chip Virtal Memory Management", ISSCC DICEST OF TECHNICAL PAPERS, p. 36-371Feb. 1966.

The address information from the MPU is given to a 27b address interfage at the left side, and then compared with the contents of the address TAG memory. The validity is checked in the incorporated with amongs. During a subscribe service recycle, the address information in the main memory is available through the 32b system but interface at the right side. Other features and charteristic are shown in Table 1.

Figure 2 shows the security for a cardio-this syche. The convent them experient for the address strabe signal of the MPU and the fatte wide in 45m. The ready signal appears at 35m after the address strabe signal has been given. The minimum systems for a table for a 3th (read/wite) is 50m. Operating power to 0.770 (typ).

Figure 3 shows aparajing margins for access time: waveforms for a cardio-minimum system appears in Figure 4.

The chip contains 50,000 transistom in a 13.04 x 13.48mm<sup>2</sup> dis area (Figure 3), and is pathogs in a 132-pin PGA. The technology used is a double-metal, polychriegare 1.3sm CMO5 process.

Other features include date for an activation and make whole

pressure.

Other feature; include design for unashilty and muty wheths in all the normary functions. Test circuits allow the intend.

RABle to be accused directly and observed. A compath scheme is employed in mosteral legis,

C 180 (C 1907 HTT Unimerical Sept. Sept. Continues 1 (C 1907 HTT ) C 1933 SEPT. CONTINUES C

The estinors with to thank S. Matenes, H. Shirase, S. Ahitake, H. Myrnoni, D. Kimura, N. Yameska, S. Kibecki, T. Okusta, Y. Inowa, S. D. oila, and others for their support and encouragement for this paper.

Date memory size BKbytes (16byte z 128 mu a 4meys) Parement algorithm +Way set amoutative LAU (Less Recently Used) Replacement algorithm 4 A 16 levies (programmeble) Rhock also Rofach Fret at ch on tom Min our Welte-through Depo Buffer One level Single, burst (programmakk) He in memory accuss sensited. Fetch bypass and was present look Bus eratem interfece 16, 325 (programmable) Prosumer Interface 16, 325 (programmable)


TABLE 1-Memory Sesture

ISSCC 81 / FRIDAY, FEBRUARY 27, 1987 / GRAND BALLRODM WEST / FAM 18.5

MPU clock
MPU address strobe
MPU address strobe
MPU address
Bus telock
Bus request
Ready signal
System bus I/O
Maia memory address strobe
Main memory data strobe
End of cycle
System bus status
MPU Data

| Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparison | Comparis

FIGURE 4-Versions for a cochemic



## Self-Timed RAM: STRAM

Chikai Ohno

(Matusipinenia & Sepunder 6;1988)

A STRAM is different from conventional RAMs because it has synchronous operation and an on-chip write pulse generator. Three types of STRAMs are presented in this paper. Each type is a mancied device and has unique features which are useful in various applications. A system model using STRAM was evaluated and it was shown that STRAM can improve the ayerem level cycle speed to twice that of a conventional RAM. Using already established process technology, Fuffuu has developed a 1K x 4 standard STRAM having a cycle time of 9 ms and 4K x 4 STRAM having a 13 ms cycle time.

. Introduction

With the increasing system speed of highperformance data processing equipment, there is a corresponding need for high-speed memory devices. Improvement of the memory speed has mostly been achieved by the introduction of new process technology, but this is becoming increasingly difficult. Even if a high-speed memory device can be developed, it is questionable whether the device performance will be optimized at the system level. For conventional RAMs, timing requirements, including en-board signal skew, and the difficulty of generating a perrow write pulse under a heavy on-board load have made it difficult to improve the system level performance as much as the speed of the memory devices.

For these reasons, the "Self-Timed RAM" (STRAM) has been developed as a synchronous RAM having a new circuit architecture which can improve overall system performance. The STRAM is built using the same process technology as conventional RAMs.

In this paper, the basic structure of the STRAM is described in Chap. 2 and the Latch and Register are defined in Chap. 3. In Chap. 4, three different STRAM configurations and their functions are explained based on the information given in Chaps. 2 and 3. Chapter 5 shows the advantages of STRAM over conventional

RAM by comparing these two types of RAM using a system model. The 1K x 4 and 4K x 4 STRAMs that Fujitsu has developed are introduced in Chap. 6.

#### 2. Basic structure

The basic block diagram shown in Fig. 1 shows that STRAM differs from a conventional RAM in the following ways:

1) STRAM has a circuit which temporarily stores the input and output data

The input buffer gate of each input of the conventional RAM: Address input (ADD), Data input (DIN). Chip Select input (CS), Write Enable input (WE), is replaced by a data store circuit in the STRAM. For output, STRAM also provides a data store circuit in front of the output buffer pate.

2) STRAM has an on-chip write pulse generator
Due to the internally generated write pulse,
it is no longer necessary to externally control
the write pulse width using the WE input. WE input only provides state information to the RAM
whether it is in the read cycle (WE = high level)
or write cycle (WE = low level).

3) STRAM has a clock (CLK) input

The data store circuit and internal write pulse generator for articles 1) and 2) above are controlled by the clock (CLK) input. STRAM has synchronous read and write cycles.

FUJITSU Sci. Tech. J., 24, 4, pp. 293-300 (December 1988)

C Ohno: SelfTimed RAM: STRAM




Fig. 2-Latch (Lavel sandtive type latch).

STRAM variations based on the type of data store circuit are described in the following sections.

#### 3. Definition of latch register

The data store circuits shown in Fig. 1 can be a latch type or register type.

These two types are described below. .

#### 1) Laich

The latch defined here is a D-latch type or "level sensitive" type latch. Figure 2 shows that the input data (D) is controlled by the level of the LD input. D is transparent to the output (Q)




Fig. 3-Register (Edge semtire type latch).

when the LD input is low (L). The latch is closed and D cannot pass through the latch when the LD input is high (H).

The LD input is controlled by the clock input. Timing references between the external clock input (CLK), input dats (D), and output (Q) are shown in Fig. 2. Ig is the setup time and Ig is the hold time of input (D) with respect to the rising edge of the CLK input. These provide the required conditions for the latch to hold, the assigned input data.

#### 2) Register

connected in series. One tatch is controlled by the LD input and the other by an inverted LD input. Figure 3 shows the timing references between the CLK input, input (D), and output (Q). The register is edge sensitive and controlled by the edge of the CLK input. Therefore, output (Q) remains stable throughout the cycle (/cyc) for the register, unlike the data-through mode for the latch.

These latch and register structures are advantageous for chip layout because the latch or register can be easily built-in using metal option technology. Therefore, the different STRAMs explained in later chapters can be easily manufactured.

FUJITSU Sci. Tech. J., 24, 4, (December 1988)

4. Types of STRAM

Various types of STRAMs can be manufactured depending on the type of input and output data store circults. Use of the latch or register explained in the previous chapter is optional for the input and output data store circuits. Figure 4 shows three typical STRAM: that are described in this chapter. Figure 5 shows the timing charts of these STRAMs.

1) LL-mode

ا جات

In the LL-mode STFAM, latches are used for both the input and output data store circuits. The latches are controlled by the internal clock signal. The clock signal to the output latch is inverted. Table 1 lists the input and output The functions with respect to the CLK input. This table shows that the input latch and the output latch operate opposite to one another. For example, during the figh CLK input state, the input latch is closed, the output latch is transparent, and data is read out at the output. Therefore, any change in the input state does not influence the output data. During the low CLK input state, the input latch becomes transparent, and data from the memory cell tries to pass through to the output. However, data read out does not occur before the next high level CLK input because the output latch is closedduring that period.

A feature of the LL-mode STRAM access mode is that output data can appear at the outat independent of the clockedge when the setting up time for address inputs is controlled to a relatively small value. This through mode access (fA(ADD)) shown in Fig. 5 is the same as the address access time of a conventional RAM.

In the write cycle, write operations must be completed during the high CLK input state only when the address data is fixed in the latch as explained in Chap. 3. Both read and write operations of the LL-mode SIRAM are performed

Table 1. Input and output latth operation in LL-mode STRAM

CLX input	Input latch	Output bich
.1.	Transparent	Ontel
ж,	Oozed	Transparent

a) Limode

Fig. 4-Types of STRAM.




Fig. 5-Timing charts of three types of STRAM.

FUJITSU Sci. Tech. J., 24, 4, (December 1988)

. 295

Table 2. Summary of features of three types of STRAM

Types	LLmods	RR-mode	RL-mods
Clocking	high state.	Duty ratio free	Duty milo
. Read tyels	Address secus mode: identical to the conventional RAM address secus time (fAA) is possible.	Data is available in the next CLX cycle, but high-speed access from the CLX edge is implemented.	Date is svalled in the same CLX cycle, but it is an eccess mode from the CLX edge.
Write cycle	Write operation is exercted only for a CLK high state.	Write- operation canbe executed through out the cycle.	Write operation can be executed through out the cycle.

during the high CLK input state. Thus, there is a minimum required time for the CLK input high duration (fun(CLK)).

2) RR-mode

The RR-mode STRAM uses registers for both the input and output data stora circuits. A feature of the register, as stated in Chap. 3, is that both holding the input data and reading the output data are controlled by the CLK input edge, but the output data corresponding to specific input data.dom not become available due to the same CLK edge. In a RR-mode STRAM, the read out data is available in the next cycle as shown in Fig. 5. High-speed read operation is enabled because there is only a delay in the output register (IDR) without going through the memory cell array.

In the write cycle, unlike the LL-mode, there is no minimum required time for IWH(cLX) to guarantee the complete write operation because input data remains stable throughout the cycle.

As stated above, duty ratio free CLK input is enabled in the RR-mode STRAM because read

and write operations are initiated by the CLK input edge.

3) RL-mode

The RL-mode STRAM uses a register for the input data store circuit. Holding the input data and the write cycle is the same as for the RR-mode. It is different from the RR-mode STRAM in that output data is available in the same CLK cycle because the output latch is transparent during the low CLK input state. This is shown in Fig. 5.

Duty ratio free CLK input is also enabled in the RL-mode STRAM as in the RR-mode STRAM.

The main features of these three types of STRAMs are summarized in Table 2.


5. Comparison between conventional RAM and STRAM in a system model

To verify the advantages of STRAM over a conventional RAM on the system level, they were both applied in the system model shown in Fig. 6 and evaluated. Figure 6 thows a system ... model in which several RAM arrays are controlled by the CPU. The CPU driver generates an Address signal, CS signal, Day signal, and WE signal whitch are conveyed to each RAM array. These signals are generated synchronously by the system clock signal. Read out data from each RAM array is refurned to the CPU and & held in the latch. This chapter compares the conventional RAM and STRAM for read cycle performance and write cycle performance when each device is used as the RAM array in this system. The LL-mode STRAM was used in this comparison. The same comparison can be made using the other two types of STRAMs. For simplification, clock skew and skew between the system clock and STRAM clock are ignored here. Only the essential signals required to understand system operation are considered.

1) Read cycle for conventional RAM

Figure 7 shows the timing diagram when conventional RAM is used in the system model. Address signals forwarded by the system clock run along the signal transmission paths to reach

FWITSU Sci. Tech. J., 24, 4, (December 1988)



FIL 6-Memory system model




Fig. 7-System read cycle for conventional RAM.

- a RAM array in Ippimin for the fastest case and Ipp (max) for the slowest case.
- This propagation distribution mainly occurs due to the following factors:
  - f) Each RAM has a different length signal transmission path from the CPU.
  - ii) Input capacitance of the RAM varies between the maximum and minimum values.
  - iii) Speed of the CPU latch and CPU driver also have maxboum and minimum values.
  - iv) The unit speed of the signal transmission path itself has a certain distribution.

by the system clock, RAM output data becomes valid after the skew between the RAM minimum access time  $(I_{A(m|n)})$  corresponding to the fastest address signal  $(I_{PD(m|n)})$  and the RAM maximum access time  $(I_{A(m|n)})$  corresponding to the slowest address signal  $(I_{PD(m|n)})$ . In Fig. 7,

IA(miny-is-essumed-to-be zero for simplification.-After the RAM output becomes valid, it must be held at the output for a certain period of time so that the CPU can latch the data. This time is called INOLD.

The system cycle time (ICYC(SYS)) for conventional RAM is expressed as follows.

Icycorys) =  $IPD(new) + I_{A(max)} + IBOLD$ , where  $I_{PD(new)}$  is the skew of signals transmitted in the system and is given by  $I_{PD(max)} - I_{PD(max)}$ .

As an example, we applied the following assumptions to estimate the actual read and write cycle times in our system.

(tDirter) = 10 ms:

The transmission skew from the CPU to each RAM and from each RAM to the CPU is assumed to have the same value.

1A(max) = 10 ns:

A RAM having an access time of 10 m is assumed.

1HOLD = 13 ns:

A RAM output valid time of 3 ns is assumed for the CPU to latch the data from each RAM. Thus, a data hold time of 13 ns is required for the RAM because of the previously assumed 10 ns transmission skew

(IpD(Messy) from the RAM to the CPU.

Based on these assumptions, the system cycle
time is as follows.

Although these values partly depend on each system design, this result implies that RAME having an access time of 10 m is degraded to about a three times slower cycle time in the system.

#### 2) Read cycle for LL-mode STRAM

The system cycle time when a STRAM is used in the same system is evaluated below. Figure 8 shows the timing diagram. The address signals are conveyed to the STRAM with the same skew as assumed for the conventional RAM. After the STRAM clock edge is inserted within the required setup time (15) and the address data is latched in the STRAM, RAM output data is read out within the address access time during the high CLK input state. When the CLK input goes low after (14(max)). (i.e. after the output data becomes valid) the

FUJITSU Sci. Tech. J., 24, 4, (December 1988)




Fig. 8-System read trycle for LL-mode STRAM.

data remains on the output for the data hold time (INOLD) because the output latch is closed. When the CIK input is high, the input latch is closed. Thus, address signals can be changed to prepare for the next address after the required hold time (IN) expires.

Based on the functions described above, the system cycle time for the STRAM is expressed as follows.

/CYCISYS) A Amail + MOLD - 1s,

1CYC(SYS) = 15 + 1H + 17D(stev).

The equation having the larger value dominates the cycle time. A smaller value of  $I_R$  can shorten the cycle time as indicated by the latter equation,  $I_S$  affects the cycle time calculation in opposite ways for the two equations. If we assume  $I_{R(min)} = 2$  ns and  $I_{A(min)}$ ,  $I_{ROLD}$  and  $I_{PD(A_{n-1})}$  have the same values as for the conventional RAM, we can obtain the optimum  $I_S$  which minimizes the cycle time for both equations. That is,

/2 = 5.5 ns.

Using this value, the system level cycle time for the LL-mode STRAM is as follows.

/cyc(575) = 10 ns + 13 ns - 5.5 ns = 17.5 ns.

'As described above, using STRAM can
result in a faster system cycle time than conven-




Fig. 9-System write cycle for conventional RAM.

tional RAM under the same system conditions. Although these two types of RAMs have similar system access time (IAGYS) as shown in Figs. 7 and 8, STRAM can improve the system cycle time due to the timing overlap feature that enables the address to be changed before system access becomes available.

3) Write cycle for conventional RAM

Figure 9 shows the write cycle timing diagram for conventional RAM when address signals and the WE signal are transmitted to each RAM with the same amount of signal show. It leavest known that for write cycle timing in a conventional RAM, the required conditions for the address signal sciup time (\( \text{rs}\_{A(\text{min})} \)) and hold time-(\( \text{rs}\_{A(\text{min})} \)) with respect to the WE signal and minimum pulse width (\( \text{rw}\_{A(\text{min})} \)) of the WE signal must be guaranteed. To meet these conditions in the system, the following timing conditions must be met (see Fig. 9):

- i) ISA(min) during IPD(min) of WE signal after IPD(max) of the address signal
- ii) IHA(mla) during IPD(mla) of the address signal after IPD(max) of WE signal.
- iii) /ww(mia) between /pp(mia) and /pp(max) of WE signals

The system cycle that satisfies these conditions is expressed as follows.

(CYCGYS) " (CYC(devke) + 3 x (PDUkew),
the (CYC(devke) is the write cycle time of each

FWITSU Sci. Tech. J., 24, 4, (December 1988)




Fig. 10-System write eyels for LL mode STRAM.




Fig. 11-1K x 4 STRAM chip (4.5 mm x 3.5 mm).

RAM. It is given by IsA(min) + IWW(min) + IHA(min). Let us assume that ICYC(device) is 10 ns.

/CYC(5Y5) = 10 ns +3 x 10 ns = 40 ns.

This indicates that the system level cycle time can be as much four times that of the device level. As the device performance is improved, the ratio of signal skew in the total system cycle time becomes larger. The other problem associated with the write cycle time of high-speed conventional RAM is the difficulty in generating a narrow write pulse width under a large load in the system. Even if this is possible, it is very expensive.

4) Write cycle for LL-mode STRAM.

FUJITSU Sci. Tech. J., 24, 4, (December 1988)




Fig. 12-4K x 4 STRAM chip (6.1 mm x 4.5 mm).

The timing diagram shown in Fig. 10 shows that the skew of the address signals and WE signal can overlap because the WE signal is held at the STRAM CLK input edge in addition to the address signals. Immediately after receiving the low WE signal, the internal pulse generator automatically starts operating to guarantee an internal write pulse that satisfies the required conditions for the internal scrup time and hold time with respect to the address signals. These operations are implemented during the CLK input high state with respect to the internal Address and WE timings as shown in Fig. 10. The LL-mode STRAM write operation can be completed within the same CLK input high state period as the read cycle because a general characteristic of RAM devices is that /ww/mia) is almost the same as  $I_{A(mix)}$ . This means that STRAM enables a write cycle time equivalentto the read cycle time. Using the values previously obtained as the STRAM read cycle tima, (CYC(SYS) of the STRAM write cycle can be expressed as follows.

/cycays): WRITE = (cyc(sys): READ = 17.5 ns.

As mentioned before, use of STRAM reduces the system level write cycle time to less than; half that of conventional RAM.

Development of 1K x 4 and 4K x 4 STRAM
Figure 11 is a die photo of a 4K x 4 STRAM
and Fig. 12 is a die photo of a 4K x 4 STRAM.




Fig. 13-Fin anigements.

Based on this die, three variations for the LL, RR-, and RL-modes can be manufactured using metal option technology. Both 10K ECL 1/O and 100K 1/O can be supported for each mode. Figure 13 shows that the pin configuration is common to each mode. Expansion from 1K x 4 to 4K x 4 is possible.

Two CLK input plus can implement highspeed clocking by using the CLK input and CLK input simultaneously in the differential moder-Simple-timed-moderof the CLK input or CLK input is also possible by connecting CLK or CLK to the internal reference voltage (VBB).

The process technologies used are the currently mature IOP-II (Isolation by Oxide and Polysilicon) technology and 1 µm lithography.

The main characteristics for the LL-mode STRAM are listed in Table 3.

Tible 3. Main characteristics of 1K x 4 and 4K x 4
LL-mode STRAM

Parameter	Symbol	IK . 4	4X.4 STRAN.
Cycle time	'crc	9 ru mb	ां) ल कांत्र
Clock pulss width high	(AH(CTX)	6 m min	10 m min
Addres secon time	(DEAJA"	7 ns mex	10 m msz
Power supply current	J <sub>EE</sub>	-380 mA min	

#### 7. Conclusion

This poper introduces STRAM as a RAM having a new circuit architecture that can provide higher performance in the system than conventional RAM. This is achieved by adding relatively simple on-chip latch or register circuits and a write pulse generator using the same process technology. A system model is used to show that STRAM can improve the system cycle speed by more than twice that of conventional RAM. Thus, we can expect that STRAM will be widely used as a standard device in the future as a substitute for conventional RAM. STRAM will gain a reputation as an indispensable technology especially for higher-speed RAM devices because STRAM can avoid signal skews that are becoming a major factor in limiting the improvement of system performance1).

#### Reference

- Graham, A. and Sando, S.: Pipelined Static RAM Endows Cache Memories with 1 ns Speeds, Electron Design, pp. 157-170, Dec. 27, (1984).
- 2) Lineback, J.R.: "SYSTEM SNACS SHOULDN'T SLOW THE BOOM IN FAST STATIC RAKS". Electronics, 60, 15, pp. 60-62, July 23, (1987).



Chikal Ohno
Sloater LSI Design Dept.
FLUTISU VLSI LIMITED
Backetor of Enteronic Eng.
Asyons Gakvin University 1972
See Italiting in Design and
Divisioners of Shoule Memories

FUJITSU Sci. Tech. J., 24, 4, (December 1988)

**超机** Technical Disclosure Bulletin

Vol. 31 No. 8 January 1989

FAST PACKET BUS FOR HICROPROGESSOR SYSTEMS WITH CACHES

Increased microprocessor performance requires increased processor-tomemory bandwidth. The addition of a cache with a line size greater than one offers the highest processor performance at the cost of still higher bus bandwidth requirements. A fast local bus is defined that allows packetized transfers that both maximize memory subsystem efficiency and minimize processor delay during a cache line reload.

In microprocessor systems the processor needs to access memory for both instructions and data. The access time of memory is inversely proportional to the cost of the memory - fast access memory is available at higher cost than slower memory. A frequent solution is to provide a small amount of high cost fast memory and a large amount of lower cost memory. The small, fast memory is called a cache. The performance of the system is usually directly related to the memory subsystem average access time. The average access time is equal to the percent of time the cache memory is accessed (its hit rate) multiplied by its access time plus the miss rate multiplied by the access time of main memory. The hit rate of a cache can be increased by either increasing its size (and cost) or using a larger line size.

The cache line size is the number of bytes that are reloaded every time the cache has a miss. Since processors have a locality of reference, the neighboring words of the missing word-have a high probability of recipied by the processor in the near future. One disadvantage of providing a line size greater than the system bus width is that it increases the number of transfers across the system bus compared to a line size equal to the system bus (because some of the neighboring words will not be accessed and would not have been loaded into the cache in normal operation). The larger line size has an overall performance benefit if the cache reloads do not exceed the system bus bandwidth.

A standard bus transfer takes two parts: the address portion of the transfer and the data portion. The address specifies where in memory to perform the load (store), and the data provides the existing contents of the memory location in the case of a load or contains the new contents of the location in the case of a store. The overall bus bandwidth can be increased if the transfers are packetized — one address portion is followed by several data transfers with an understood address for the "extra" data words. This is especially suitable for dynamic memories operating in page mode. Pegs mode is a higher bandwidth method of using the dynamic memory modules that allows faster access to the memory locations when only a subset of the address changes (typically the row address of the array remains constant while the column address can change). Using packet mode, the master on a bus

© IBM Corp. 1989

1:00

can specify a number of words in a row, aligned on the word boundary corresponding to the size of the packet. The memory controller (slave on the bus) then uses page mode to deliver the resulting data words as quickly as possible. By aligning the packet on its packet size, the packet is guaranteed to reside within the same row of the memory array so page mode can be used. Without packetizing the request, the memory controller cannot use page mode unless it checks each incoming address to ensure it is in the same row as the previous address. The time required to compare each address as it comes in slows down the memory accesses (even if the memory stays in page mode).

Simply combining a cache with a line size (resulting in higher hit rates) with a packet transfer mode on the system bus (resulting in higher bus bandwidth) may not increase the overall system performance as expected. The problem arises when the desired word in the cache line is not the first word in the packet. In that case, the processor must "wait" until the desired word in the packet arrives at the processor. With a packet size of 16 bytes (four 32-bit dwords) the processor may have to wait for the completion of three dword transfers before the fourth dword arrives and it can continue processing. If the packet mode is not used, then the cache can directly request the dword it is waiting for, but then the overall bus bandwidth increase gained by packet mode is lost.

A packet mode compatible with different cache line sizes allows the use of a packet transfer mode during cache line reloads without reducing the processing performance of the system. This is accomplished by allowing the processor (or cache controller) to specify the starting byte in every packet transfer as well as the size of the packet. Then the memory subsystem supplies the desired word first so the processor can resume operation. Following the desired word, the rest of the packet is transferred from the memory. In order for a packet mode to work, the order of the words in the packet must be known by both the processor and the memory controller in advance. In a preferred implementation, the first word is followed by the subsequent ascending addressed words in the packet until the last word (highest address) in the packet is supplied. Then the beginning words in the packet are supplied until the word that is one less than the requested first word is transferred. Table 1 on the following page gives several sample packets of different sizes as well as starting word addresses.

Once the general order of words in a packet is known, the size of the packet can be altered dynamically. Dynamic packet sizing allows processors with different cache line sizes to coexist. Another use of dynamic packet sizing is it can then be used for any bus transfer larger than a word - array, large datatypes, DMA transfers, etc.

The advantages of the described system are as follows:

280

Vol. 31 No. 8 January 1989 IBK Technical Disclusive Bulletin

FAST PACKET BUS FOR MICROPROCESSOR SYSTEMS WITH CACHES - Continued

Packet Size	First Word			Sub	seque	nt V	ords		
1	0	-	-	-	-	-	-	-	
2 2	0	1 0	-	<del>-</del> .	=	=	=	=	
4 4	0 1 2 3	1 2 3 0	2 3 0 1	3 0 1 2	-	=	-	-	
8 8 8	0 1 2	1 2 3	2 3 4	3 4 5	4 5 6	5 6 7	6 7 0	7 0 1	
8	7	0 -	1	2	3	4	5	6	

ë.

...

TABLE 1

- 1. A microprocessor packet bus with dynamic packet sizes that inform the system memory controller of how many bytes are in the packet so the memory controller con maximize memory and system bus band-
- 2. A microprocessor packet bus as set forth in 1 above wherein the specification of the starting byte within the packet can be made such that the packet size of N bytes, the starting byte m will be followed by the next N-m bytes in ascending order and then starting over at the aligned 0 to m-1 bytes.
- A microprocessor packet bus as set forth in 1 above wherein the starting byte within the packet is specified by the normal low order address lines.
- 4. A microprocessor packet bus as set forth in I above wherein the size of the packet is specified by a plurality of signal lines on the system bus. These signal lines also allow the coexistence of a packet supporting masters with non-packet supporting masters. The packet size signals default to I whenever the master does not assert a packet size.

Vol. 31 No. 8 January 1989 IBM Technical Disclosure Bulletin

### FAST PACKET BUS FOR HICROPROCESSOR SYSTEMS WITH CACHES - Continued

- A microprocessor packet bus as set forth in 1 above wherein the
  packet transfer can be preempted by setting the packet size to a
  minimum value anytime during the packet transfer. When the packet
  transfer is preempted, the sub-transfer in progress is considered
  the last sub-transfer of the packet.
- 6. A microprocessor packet bus as set forth in above wherein there is a packet acknowledge signal on the system bus allowing the coexistence of packet-supporting slaves with non-packet-supporting slaves. The use of the packet acknowledge signal allows a slave to signal to the master if it intends to perform a packet trans-

Vol. 31 No. 8 January 1989 . IBM Technical Disclosure Bullering

#### Scalable Coherent Interface\*

#### David R. Gustavson

#### Stanford Linear Accelerator Center Bianford, CA 94309

#### Abstract

The Scalable Coherent Interface project (formerly known as SuperBus) is based on experience gained during the development of Fastbus (IEEE 860), Futurebus (IEEE 861) and other modern 32-bit buses. SOI goals include a minimum bandwidth of I (IByte/see per processor; efficient support of a coherent distributed-eachs tongs of shared memory, and support for segmantation, but repeaters and general switched interconnections like Banyan, Omega, or full crossbars.

SCI abandons the immediate handshake characteristic of the present generation of buses in fewer of a packet-based protocol. SCI avoids wire-ORs, broadcasts, and even ordinary passive bus structures, except that a lower performance (I. Obytehos per cockplane instead of per processor) implementation using a register insertion ring architecture on a passive "backplane" appears to be possible using the same interface as for the more coulty switch networks.

This paper presents a summary of current directions, and reports the status of the work in progress.

#### Introduction

SuperBus was the working name adopted by a Study Group under the auspiess of the Murpyrocesser Standards Committee on the Technique Committee on Miniand Microcomputers in the IEEE Camputer Society. The SuperBus Study Group began work in November 1957 under the loadership of Paul Swanzey of National Semiconductor. Its charter was to consider the need for and feasibility of a very high performance "backplane bus," to be at least on order of magnitude more powerful than the existing standard buses.

A consequence of the physical and legical constraints such a system must meet in order to be successful was the new name, SCI (Schalable Coherent Intuffice), because it became clear that traditional bus structures would not be able to meet the demands of the next decade: the real goal is to interconnect many powerful processors productively, so that the total power of a system can be increased by merely adding more processors.

Our examination of the needs for compute power to handle real engineering problems (e.g. acrodynamic simulation or simulation of large circuit deetgas) or physics problems (e.g. event reconstruction in the Superconducting SuperCollider) showed that a single bus, even at 1 GByte/sec, would be completely

 Work supported by the Department of Energy, contract DE-ACO3-76SF00516. insdequate. Many buses (segmentation for parallelism) joined by selective repeaters would be necessary. Or, better yet, no buses at all, but rather some more general inferconnection mechanism.

Many architectures which would be perfectly satisfactory for a single bus become ugly, inefficient or impractical for assemblages of multiple buses, i.e., they do not scale well. Thus "Scalable" reflects our constraint that the system be smoothly extensible.

"Coherent" rulers to our requirement for a distributed cachememory coherence mechanism, similar in concept to theideveloped for the Futurebus, which can greatly reduce the performance cost of interprocessor communication.

"Interface" reflects the generality of our specification, which permits a given module to connect to an unspecified generalized in terronnection mechanism, which might be a switching network of any of various kinds, a passive "backplane" forming a register insertion ring, or conscivably even an active bus (i.e. transcrivers directly on the backplane).

The SGI standardisation project was sutherized by the IEEE Standards Board in October 1988, and was assigned the number P1596.

#### Conventional Buses Are Near their Limits-

Present bus systems are running close to physical limits; one cannot speed then up much by turning up the clock frequency or increasing transcelver speed or power, unless one shortens them correspondingly. For example, the Next machine uses NuBus (IEEE 11965) protocols at 25 MHz, 2.6 times the 1196 clock rate, but allows only four sockets instead of the 11968 sixteen. If a but is short enough and is lightly leaded, transcelver and logic speeds do dominate among its various limits, and so its clock rate on be increased.

The fundamental physical limits are the speed of light, which limits the propagation velocity of signals and thus adds delay to handthakes; the capacitance of connectors and transcrivers, which so disturbe a bussed signal transmission line that the 'deal transmission line model' is a very poor approximation indeed; and show, differences in propagation time among a number of parallel signals which threatens to blur the boundary between successive data items.

Other physics problems, such as crosstelly between adjacent signals, are much as far to deal with and have become mere economic than fundamental. Distribution of power and ground

Invited paper presented at COMPCON Spring 89, San Francisco, CA, February 27-March 3, 1989

53

-2- A. ..... TES

(nontrivial in the face of very rapid changes of current flow) is also in this category, and so is cooling.

Multiprocessor systems have other inher mt problems. For example, when many processors operate in perullal to salve a given problem, they need to be able to communicate efficiently with one snother in order to shave resources or to divide the work. This intercommunication can be a significant bottle-nack, perhaps using a large fraction of the system bandwidth just accessing one shared semaphore variable over and over.

Purtharmore, fast processors require fast local sturage, so they need their own local copies of data, some of which needs to be ahared. Three local "eached" copies cruste logical problems if they are modified, because the various copies can become different or incoherent. Somehow, when one processor modified data which other processors are uning, the other processors have to be notified that their local copies are no longer valid so that they can get a fresh copy.

The cache coherency mechanism developed for Futurebus (and now being shapted to Fastbus) requires each cache amirollar to cheave all other traffic in the system in order to determine whether same of its own data might affect or be affected by the current bus operation. Buch a "Succept Cache" scheme cannot be generalized to highly parallal systems, though it may still be useful for implementing islands of coherency, which may then intercommunicate via more explicit mechanisms such as message protocols.)

#### BCI Avoids these Limits

Puturabus and Pasthus have gone about as far as is feasible in the use of shared transmission lines which form buses. The most practical way to do better would be to use an active backplane, which has transceiver chips connected directly to the bus transmission lines with no connectors or stude between. This would minimise the capacismon, and would result in uniform and constant leading which would make it possible to compensate for the loading and riggificantly improve the transmission line behavior. The connectors would be between the modules and the transceivers, so the presence or absence of a particular module would have no effect on the transmission line loading.

المحتورة ويخاولوا فالهامان المرادوة

An active backplane scheme could also make live insertion and removal fearbla, if module power is controlled by the backplane. However, most customers find the active backplane frightening because of the difficulty of replacing it is fallure should occur and thus it has received little support so far.

Not all backplane physics problems are solved by the active bus mechanism: the wire-OR glitch would still create dalays whenever multiple drivers are permitted to be active on a single line, and bus turn-around (changing from one driver to mother, as when changing from read to write or when changing mastership) would require dalays for similar reasons.

A bus is inharently a bottleneck because it is shared by too many processors. Processor throughput is so high even today that a few processors can eaturate any bus, Heavy leading subjects the meers to long waits, alowing the whole system.

Therefore SCI intends to abandon the bus mechanism in favor

of high speed uniforectional links. Two models are being supported for using these links. The high performance (and high cost) model uses the links to communicate between the module and a lest switch network, resulting in one (ligallyte/sec per module.

A lower performance model connects the input and output tinks of adjacent modules to form a register insertion ring, which can be implemented in printed wiring on a passive backplane structure at low cost but results in only one G pa-Byte/sec throughput per backplane.

Even this low-cost version is much faster than any existing backplane brus system, so it seems attractive especially as a transition model for the short term while processors proliferate and costs decrease.

We expect to standardize on one module which can operate equally well in either environment, so that processors from many vanders can be developed and used effectively in small quantities at first, and then be moved into a switch environment unchanged when switches become available or necessary or economical for the given application.

This provides a nearly unbounded upgrade path for system growth, and should create an attractive market for the manufacturer (high volume) and for the user (low cost due to high volume and competition among manufacturers).

Unidirectimal links affectively remove the speed-of-light barrier to system growth: the system size and clock rate are decoupled, and there are no cycle-by-cycle handshakes. Physical signalling problems are greatly simplified because there is always one driver and one receiver, at opposite ands of the link.

Signals operate steadily whether there is data flowing or not, which makes it easy to use phase locked loops for data extraotion if desired (there is no start-up preamble required). That would make it possible to eliminate akew completely by encoding clock timing with each data bit transmitted, although we do not think this will be necessary yet stour initial 1 GigaByte/see transmission rate.

ase transmission rate.

A central clock will be distributed as a frequency reference so that only phase differences have to be compensated during data extraction. Differential riganiling, probably ECL but perhaps current-steering drivers instead, results in constant current flow between connected modules, enormously simplifying the ground distribution problem compared to normal buses.

We plan to use a narrow 16-bit data path at 2 ne/word (250 MHs clock, both edges active), to control the interfaces IC pin-count problem and make switch elements more practical. Note that 'differential' implies 2 pins per signal, and 'unidirectional' implies 2 links, case for input and one for output, so we are talking about 64 pins minimum for each 8CI interface circuit just on its fast and. A circuit for making switch networks must have at least twice that many, and preferably four or eight times, so the importance of a narrow data path becomes obvious. Actually, the 16 data bits will be accompanied by a clock, a flag bit, and probably a parity bit, so the numbers are somewhat larger than stated above.

Modern ECL circuits eppear to be able to headle point to point transfers at these data rates, but some care will be required

The water that the second that we will be

with layout and connectors.

We are addressing the logical problems in several ways, trying to keep the system efficient by appropriate choice of protocols and trying to prevent starvation or deadlocks by providing forward-morress mechanisms.

The protocol efficiency can be affected by the format of the packets, which should be designed to provide the information in the best way for very fast processing in the interface; by the command set, which should not tudy match the needs of the but also provide the necessory mechanisms for communicating with other buses through interfaces from SCI; and by the choice of interprocessor communication primitives, the sema-place of lock mechanisms.

We are assuming 64-hit addressing, with the high 16 hits used for module selection (to be examined at very high speed).

SCI packets transfer a minimum of 16 bytes, but permit use of any contiguous subset. SCI also repports aligned black transfers of 32, 64, 128 and 256 bytes. The 26 byte packet provides for look operations on 1, 2, 4 or 2-byte variables. The supported locks are host one should not sure, which returns the original value and stores the new one; lood and add, which returns the original value and adds the provided increment; and test one store, which returns the old values and if it matches a test value replaces it with a new one (useful for linked-list append).

Forward-progress mechanisms try to guarantee allocation of resources in such a way that large classes of trivial desdicoles cannol occur. For example, some sort of emission control is needed to prevent one user from hogging all of the data transmission capacity of a switch brush or an insertion-ring "hackplana." Some sort of selective acceptance of packets is necessary to prevent a saturated popular server from devoting all its resources to one user. And, some rejection mechanism may be needed in order to free space in filled queues for more important traffic. Separate queues are maintained for requests and responses, so that an overload of requests cannot block the responses which must be sent in order to free server resources.

We are developing a cache coherence mechanism. which melatains a distributed directory of users of each data item, so that only those who care have to be melified when shared data is modified. By storing this directory as linked-list pointers in each participating cache, the storage required does not have to be prealises ted and there is no intrinsic limit to growth.

The proposed mechanism seems simple enough that it should work, but it is not trivial. We must carefully check corner cases, such as what happens if one node decides to remove itself just as another is trying to add itself onto the list. Additional system traffic is required for maintaining coherence, but it is proportional to the information transfer traffic (about double for enched items). This seems a reasonable cost in earthange for the much larger factor of parallelism it makes possible, and for moving spin-wait traffic into caches.

#### Acknowledgements

Many have contributed to SCTs development already; though I cannot list them all, I wish to admowledge a few contributions which even to me to be particularly significant.

Paul Swessey of National Samironductor had the auderity to think that we might be able to do still better than our bootsome of us had jurt finished Farthus and Puturebus, which so thought to be limited mainly by the speed of light. Paul also brought a thorough understanding of the cache onherency problem, due to his work coordinating that teach for Faturabus.

Paul Borrill of National Semionnductor, Puturebus chairman, was instrumented to our oscalation of goals to much higher system bandwidths and increase of parallelism through the rass of switches instead of shared buses. He and other veterans of recent bus standards helped us to understand the essential limits and thus to move away from buses for SCI.

David James, originally of Hewlett Packard and recently of Apple Computer, has brought great laright into the appropriate system architecture for 80Ts needs, from register and I/O architecture to distributed cache coherency and forward progress mechanisms. David is our Logical Task Group Coordinator and has also written most of our working documents.

John Moussouris, a financer of MIPS Computers, has provided critical insights into the directions we need to take in order to randsavens with future technology, has helped put us in touch with the appropriate outperts, and has helped expose problems and arrors in our various prototype gedanken models.

Ernst Kristianson of Norsk Data has provided insight from the point of view of the implementor, considering the implications on actual chip and system design.

Phil Ponting of CERN in Geneva has provided effective and vital communication and redistribution services to our many European participants.

Hans Wiggers of Rewist Packard Laboratories has helped us axamins various physical layers, and is considering the implications of an optical fiber implementation of SCL

#### Conclusion

The SCI project is moving rapidly, and has attracted participents from many of the high-performation computer companies. The proposed <u>signalling</u> mechanisms appear to be technically feasible (though not entirely tarival), and there oppose itself feasible (though not entirely tarival), and there oppose to saist legical protocols which are compatible with our goals.

The next phase will be a more caraful study of the affects of various compromises and optimizations that could be applied to our logical protocols, and the selection of suitable connectors and peckaging mechanisms. There is a lot of work to be dome, but the enthusiasm level is high and progress has been rapid, so we are optimistic that we can achieve a workable specification in record time.

If you would like to participate in this work, or if you would like more detailed information, please contact the author:

David B. Gustavaca, IRES P1898 Chairman Computation Research Group, bin 88 Stanford Linear Accelerator Center Stanford, CA 94309 U. S. A. tc: (415) 925-2863 far: (416) 323-3526 intact: DEGOSLACVIM

# Scalable I/O Architecture for Buses

David V. James

Apple Computer

#### ABSTRACT

Current BDE scrivings on the P1394 bus mandard (1Mbytchec) and the P1396 interconnect (1Gbytchec) are in the process of delining mandard commol register tocations, formula, and Aurections. This scalable definition, cube as I/O Architecture, is being considered for use by other bus standards as well (P294, 1 Featurebus and the P1014 VME bus standards).

remember and the P1014 VME but standards.

The scalable I/O Architecture definition is but-inchanging independint, and supports large maining—but configurations. Several of the scalable features of the I/O Architecture are described.

#### 1 INTRODUCTION


#### 1.1 SCALABLE BUS ARCHITECTURES

A scalable but architecture can be upplied to a wide range of but technologies. One of the low cost bases under development is the P1394 Serial But mandard. The serial but is intended for one with criticing backplane bases. It provides a redundant communication path, which can be used to diagnoss errors when the primary parallel but falls.

The serial but is extended to reveral backplanes, but transcrivers are required to transfer the backplane-specific signal for this to the standard external signal levels, as illustrated below:


#### Low-Cost Interconnect

TO A THE PURE STREET STREET STREET



Another example is the P15Vd Scalable Coherent Interface (SCI). This is one of the highest-performance but standards under development. This 10 byte point-ex-point connection standard is leasted for the high-performance work-tendors and stop remputers. A supercomputer could be built using boards designed originally for high-performance work-nations. To swoif the traditional shured-but bandwidth limitation, an active rivitch is used to interconnect the SCI boards, as flustrated below:

#### High-Performance Interconnect



The proposed SCI standard defines the interface between each of the boards and the angive points.

These rev introduced randards share the same I/O

Architecture. By applying the I/O Architecture across this wide performance range, the scalability of the I/O Architecture has been well tested.

#### 1.2 SCALABLE COMPONENTS

The foundation of the I/O Architecture is the set of bus operations used to transfer due and control between nodes anached to the bus (or bus-like interconnect).

Some of the existing but mandards provide complex bus operations, such as doubly-linked-lin-insers. These are hard to implement on higher-speed buses, or across large multiple bus system configurations.

Other buses lack the basic but lock operations, such as the load\_store operation, which is necessary to synchronize the operation of multiprocessor systems. As a basis for the

CH2686-4/89/0000/0539501.00 © 1989 IEEE

following VO Architecture, a scalable act of bus operations is presented.


Scalability is partially defined by the number of functions on a board, and the number of boards to the system. With the drop play costs of VLSI chroties, male-function boards are now the sorm, nather than the stamption. At experimental research facilities, large systems have bundreds of data-calcided boards. The proposed I/O Architecture can support either a large number of functions on a node, or a large number of codes in the sast aur

Scalability is also defined by the efficiency of VO transactions. A reliable I/O Architecture should reduce the number of processor interrupts per disk I/O, and reduce the dispatch sizes for each interrupt. The proposed DMA-chalaing architecture it both of these properties.

#### 2 BUS OPERATIONS

A trainble set of two operations must expoon extening but star dards, current uniprocessor designs, and the future multiprocessor systems. All of these expabilities can be supported with a small set of bus operations.

say porces with a summarian to the uptranorm. Scalable but operations have two phases. The request phase is used to brander the address and command from the requesters. The response phase is used to return the status force the responder to the requesters. Depending on the but operation, date may be transferred in the request phase, the response phase, or both, as thurtment below:




On slower buses, such as the P1394 serial bus, the request and response phases can be merged. On higher-performance

E THE PROPERTY AND A

tor. The Children


response posses can be merged. On higher-performance interconnects, such as the P1596 SCI standard, this is not seen that the seen and 
Small byte, doublet, triplet, quadlet, and other conditions byte operations are needed by the bus adapters which content to exit day but saturdards. These sub-back operations are implemented by sending 16 bytes of data, but telerring the conditioner anger of affected bytes. This byte selection capitality is Baumand below.



Within the 16-byte block, any contiguous range of bytes may be affected.

On many of the existing bus runntards, lock operations are implemented as an individible sequence of bus operations; bu ownership is maintained while the operation sequence is bein performed. This is con-effective for a single-bus system, bus impractical for large multiple-bus system configurations.

A preferred activities is to brokement the leafwhible applies as the data location. The operation command specifies the actions to be performed. The following three lock operations are defined:



The lead\_more lock is accessary for ecompatibility with existing buses. By sending ones or zeros to the responder, either of the popular transfers or leaddeclear bus operations can be emulated.

The load, add lock is very meltal for allocating chard promotes.

With the proper active twitch design, lead, add cine elso
climinates hot-spous in the switch learnessees.

The test\_store lock operation is used to perform indivisible linked-list interts. This simplifies multiprocessor software, and is necessary to implement the scalable DMA erchitecture.

#### 3 NODE ADDRESSING

#### 3.1 ADDRESS-SPACE PARTITIONING

A stallable 1/O Architecture thould be auto-configurable and support configurations with large numbers of bus nodes.

For the 64-bit address space of the proposed P1596 SCI standard, the total address space is large enough to be equally partitioned for the nationam number of nodes in the system, as illustrated below:

134-bit Node Addressing nodel01 restricted node[1] MVM ROM Mapocial E

The upper any bytes of the 64-bit physical address space acids one of 64K notics. Each node allocates a small portion of its address-space for standardized control registers.

MODELS-space for suncarrance course regions.

The smedied control registers are used to Meanify, bedealine, and control to anote handware. The control register address space is sufficiently large to directly map any reasonable size of Meanification ROM (which Meanifies the node and specifies its capabilities) or non-votable memory (which saves configuration parameters for the next system boot-up).

purameters for one meat system boot-op).

The 32-bit physical address spaces of the P1394 serial but cannot be optivalently partitioned. If equally allocated, the amazimum size of the node address space (64/Kbytes) is insufficient to directly map the address space of memory controller RAM.

To efficiently willing this 32-bit physical address space, only a small portion (U16) of the address space is allocated for the node's laddal physical address space, as illustrated below:


32-bit Node Addressing bus[0] node[B+0] bus[1] special bus[b] mad of B + 627 15/16 nodes MINKAI [Che 8]obs 4Kbytes/node 4Gbyte Address

Since the society initial address space is small (4%Dyest in size), extended address-space modes the provided. The lower ROM address can be support directly into a portion of the society initial address space. Other ROM addresses on societies indirectly, through a ROM addresses on accessed indirectly, through a ROM address-window.

Extended addresses are used to direct map memory-or RAM. This address-space is dynamically assigned, it to an extended address regimer to the node's initial ad-reace.

#### 3.2 BOARD ARCHITECTURES

A node is the erchimonumal entity, which can be identified, rese, and transel independently. A board, which is purchased and replaced as a unit, may consist of one or more nodes. This is illuminate between



The number of node addresses on a board is bus-standard dependent. Typical values on calsting or evolving backplant bus standards are 2, 4, or 8 nodes per board.

The core of the node address pure provides generic facilities for identification, reset, and test, its addition, the node address pures is also particioned less one or more application-reporting limitations. The control of the cont


#### 3.3 SUB-FUNCTION PARTITIONING

Except for specialized boot device architectures, the detailed definition of UO functions is beyond the scope of the VO Architecture. However, the expected implementation model has indistanced the VO Architecture design.

A multiplexed function (such as a multiprocessor, terminal multiplexer, or disk controller) would be mapped to multiple register-sets. One shared register as counts he shared facilities.

The second second of the second

Separate regimer sets are used to control each of the attached devices. A SCSI dist adapter function, for example, would allocate one regimer set for each dist. This dist controller regimer are partitioning in liberatured below:




On fall-dupler devices, such as an RS-217 terminal, a separate regimer set is assigned for the input and output channel of each duplex connection.

#### 4 DMA AND INTERRUPTS

#### 4.1 PROCESSOR INTERRUPTS


ALL AND ALL OF THE PROPERTY OF LINEAR PROPERTY.

On many of the existing but standards, specialized hardware sends instructed to the processor from an I/O adapter. Other standards have memory-mapped interrupts; the interrupt is directly scapped to a write operation on the bus, as illustrated



Most see med latertopi schemes scale poorly. When multiple interrupt are sent, the acceptance of lower-priority interrupt is delayed within the higher-priority interrupt is processed. For memory-mapped interrupts, the delay is generally implemented by terminating the write with a "bury" status. The bury write operation is retried until accepted.

operation is record and interrupts could deadlock multipro-testor systems. For example, as learning service routine sends a lower-priority learning to another processo When two processor accords this routine simultaneously, or system diaddocks, as illustrated below:



To evoid deadlocks, interrupt parameters the interrupt processing may be delayed.

To implement generalized vectored interrupts, the time an interrupt parameter queue would be exceptive. For this is the queue only holds the interrupt priority level. The laste dispatch address is specified by shared data structures in memory.

#### 4.2 DNA CAPABILITIES


#### 4.2.1 Historical Perspective

DMA (Direct Memory Access) is simply the transfer of data in or our of system memory under control of the I/O Adapter without the involvement of a processor. In the simplest form, a data address and restantion length or gitter are used to specify the location and length of a contiguous data transfer.

On a virtually addressed system, condiguous DAMA transfers are institutent. Most transfers haveby a large condiguous virtual address; pace, which must be spill into many mailter transfers to condiguous physical addresses. The processor is interrupted between each of the small data transfers.

between each of the small this transfers.

To eliminate here tresconsary interrepts, additional DMA hardware capabilities, called address chalaing, are often provided. The DMA hardware lachales the capability of leaching data transfer commands from memory, based on a command-like pointer initialized by the processor. The use this capability is illustrated below:




The DMA operation is initiated as follows:

- Memory scorp. A linked-list of data transfer commands is written to memory.
- 2. DMA\_man. The processing of the linked-list is inideted by a write to the I/O adapter's date\_man regimes.
- DMA processing. The I/O adapter fembes its dan-transfer commands from memory. It then transfers date to (or from) the specified address ranges.

The address-chaining capability improves the performance of DMA operation, but still furth DMA processing to a single DMA report. This is a further performance limitation for many high-performance devices, and overly complicate the design of real-dime data acquisition systems.

#### 4.2.2 Proposed DMA Architecture

To process multiple DMA requests, the DMA adapter must be able to feath be accumulated from memory, without processor increments. Also, the completion states from our request must be taved before the command carries from the rest DMA request reprocessed. This is accomplished by enhancing the format of the DMA chinking processor in memory, to include the command and extens enrice. The enhanced command-like structure is the state of the desired of the structure of the desired of the state of the s




**DMA Request Chaining** Processor VO Adapter **(**0) add0 Est command -Status Ist Memory

In this example, the status list is shared by other DMA command lire, which have previously laserted statB and statC entries into the status list.

After a request has been processed, the previously assigned stans every is updated and inserted at the head of a memory-resident status list, as Illustrated below;

While one priority level, the processing of DMA commands is now based on two litts. The command list is constructed by processor software and consists the DMA commands to be executed. The starms list is constructed by DMA hardware, and contains the minus of the completed DMA operations.

The same steps are used to laid are the DMA activity, as illustrated below:



ren ("Erry Peuste

Since the hardware mates has been copied to memory, processing of additional DMA commands can safely continue,

The new status entry is inserted into the status life using the test store lock operation. The status life is realmained in a LUFO (list in, first out) order, Although software would prefer a FIFO (first in, first out) ordering, this is harder to implement.

By software convention, the straut list may also contain data provided by the I/O driver software. This teformation generally includes the interrupt-dispatch address and parameters. Using this information, interrupts can be efficiently dispatched.

In large system configurations, the manus lim dispatch is much more efficient than politing the VO cards to determine the learning cause.

#### 5 OTHER SCALABLE FEATURES

The most important features of the stable I/O Arthurster have been discussed. There are other features which improve scalability of an I/O Architecture as well: these will be described briefly.

ories;
All of the translard counts regimen are defined to be 4 byes in size, and are 4-byte aligned. These regimen can be manipulated by 32-bit RISC processors, which only support word land and store instructions. The 4-byte access mode also minimizes the incompastibilities when a finite-ordina processor is stracked to the big-ordina I/O Archimenture.

All nodes on the bus have an identification ROM, which identifies the node and describes in capabilities. By property seconding the first word in ROM, the architectures allows as implementation to map 1.2 or 4 bytes of ROM into each of the 4-byte count of regimen. A byte-wide ROM cas stack to the goot cost-effective byte incation.

Boat devices (operational capabilities, community, and status) are fully defined device archimetures, which use the smoduralism DMA facilities. Alternative archimetures, which locus the boos-device code or the processor or UO board, are highly processor instruction-set dependent.

The time sequend to complete a self-test command may many from a few seconds to several mineries. For self-tests which extend a few seconds, a forward propers to place it syndated periodically. By reading this regime, a failure in a size self-test sequence can be described as quickly as a failure in a short self-transportation.

#### 6 CONCLUSION

It is often tempting to specialize the definition of hos operations and I/O Archimenses to specific hardware implementations.

This reduces the localized design effort, because implementation-specific solutions are smallly the cadest to discover. However, major activates rewritze are required to migram between system but assaudands.

angular actives system our managem, A preferred souther in a invest the time initially, by developing a scalable but rechnology independent I/O Architecture. For the proposed IEEE P1994 and P1994 mendards, this design approach has been effective. Participates in a reveral other mandards have also expressed interest in this design approach.

#### **ACKNOWLEDGEMENTS**

At Howless Packard, Michael Mahon and Bill Wortey provided inspiration for developing the concept of a scalable I/O Architecture. Others at IP have continually supported the coping IEEE but standards activides.

Invaluable contributions have also been provided by other IE but sawdard participants. Some of the most significant proposals and inspirations have come from Dr. Parti Borrit, John Moussouris, Mike Torant, and Dave Gustavion.

Apple Computer is continuing to support this bus standard activity.

THE THE STREET WAS A SECOND OF STREET

LUCID INFORMATION SERVICES 2880 Sain Tomas Expressive # 108 Sente Clare, CA 95051 (408) 496-0248

# digest of papers



		-
	SYSTEM DESIGN ISSUES Track	
	Design Case Elistories Chair: J. Zanio The Design Environment for the Stellar GS1000  E. Schumann and L. Crudele Design Methodology and Environment for the Apollo DN10000	523
:,	B.J. Flating  Getting It Right the First Time: The Ardent Design Methodology  G. Miranker, J. Rubinstein, and J. Sanguinetti	. 529
	High Performance Bus Systems	
	Chair: P. Borrill Scalable Coherent Interface	. 536
•	D.B. Gustavicon  Scalable I/O Architecture for Buses	. 539
	D.V. James  Reconfiguration Architecture for Distributed Processing	. 545
	Balancing VO and Processor Performance	
	Chair: J. Sangunetti Practical Strategies for Configurating Balanced Transaction Processing Systems K.J. Omnhen	
	AS AP: A Comparative Relational Database Benchmark	
	The Sequeis Approach to High-Performance Fault-Tolerant I/O	. <b>565</b>
	NEURAL NETWORES / ANIMATION Track	•
	Cerebellar Models of Associative Memory Chair: M. Rauzh	
	A Cerebellar-Model Associative Memory as a Generalized Random-Access Memory  P. Kanerou	. 570
	The Mary and Albus Theories of the Cerebellum: Two Early Models of Associative Memory	. 577
	I.S. Albur Intelligent Network Management and Functional Cerebellum Synthesis E.E. Loebner	
سندا	Animation: It's Not Just for Hollywood Anymore	
	Chair: A. Nowman Video Animation on the MacIntosh Factory Floor	590
•	P. Schindler Video Animation: Increasing the Bandwidth of Media for Education	. 592
	Author Index	

EP 00 10 1832

column 3. line 1 column 4, line 4 abstract; figure 0 334 552 A (HI September 1989 column 2, line 2 column 4, line 5 abstract • 4 205 373 A (SH May 1980 (1980— the whole docume	NY CORP)  1987-11-25)  - column 2, life - column 4, life 3 - column 6, life 1 *  TACHI MAXELL) (1989-09-27) - column 3, life 4 - column 5, life A - column 5, life A - column 5, life  IAH NIRAHJAN S E 05-27) Int *	1-2 ne 15 + ne 4 + ne 43 +	21 GD6 GD6 GD6 GD6 GD7 GD7 GD7 GD7 GD7 GD7 GD7 GD7 GD7 GD7	••
September 1989 column 2, line 2 column 4, line 5 abstract *  4 205 373 A (SH May 1980 (1980— the whole docume	(1989-09-27) - column 3, lir 4 - column 5, li	ne 7 + ; ine 46 + ;	21 617	ECHNICAL RELOS EARCHED (MLCLT)
May 1980 (1980- the whole docume	05-27) nt •	ET AL)	S GOO	EARCHED (MLCLT)
		x	600	EARCHED (MLCLT)
		×	611	
		,	T T	
" به "گلیش برید "آلیه		. 1.25	; · · · · · · · · · · · ·	erekti ele <u>1</u> 2.000.
			*	
present search report has	been drawn up for all clai	res .		•
MACHE			_	V 114 A
DRY OF CITED DOCUMENTS	S 7::	Peory or principle under suffer palent document stor the Ming date	mying the invention L but published o	Xuan Hiep, C
	HAGUE DRY OF CITED DOCUMENT	HAGUE 2 Hay 20 DRY OF OTED DOCUMENTS ::	HAGUE 2 May 2000  DRY OF CITED DOCUMENTS T: theory or principle under	HAGUE 2 May 2000 Nguyen  T: recory or principle underlying the invented.  T: recory or principle underlying the invented.  Estated patent document, but published on a first the filtred document.

# ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 00 10 1832

This annex faits the patent family members relating to the patent documents clad in the above-mentioned European search report. The members are as contained in the European Patent Office EDP the or The Furnman Patent Office is in no ware fable for these particulars which are merely often for the numbers of information.

02-05-2000

Patent docum cited in search		Publication date		Patent (amily member(s)	Publication date
EP 0246767	A	25-11-1987	JP	62256300 A	07-11-19
			JP	1991687 C	22-11-19
			JP	7015790 B	22-02-19
			JP	62256587 A	09-11-19
			AT	1002 <b>2</b> 3 T	15-01-19
			, CA	1293565 A	24-12-19
			CN	1009682 B	19-09-19
		•	DE	3788747 D	24-02-19
			DE	3788747 T	05-05-19
•			บร	5040149 A	13-08-19
		·	KR	9600274 B	04-01-19
EP 0334552	. A	27-09-1989	DE	68928054 D	26-06-19
• • • • • • • • • • • • • • • • • • • •			DE	68928054 T	28-08-19
			JP	2923786 B	26-07-19
		•	JP	3218551 A	26-09-19
			US	5086388 A	04-02-19
US 42:05373	A	27-05-1980	DE	2920490 A	29-11-19
			FR	2426937 A	21-12-19
			GB	2021824 A.B	05-12-19
		•	JP	1443561 C	08-06-19
•			JP	54152928 A	01-12-19
			JP	62050862 B	27-10-19

For more details about this ennex; see Official Journal of the European Petent Office, No. 12/8

#### EUROPEAN SEARCH REPORT

Application Number

EP 89 30 2613

	Citation of document with ind	ERED TO BE RELEVA!	Relevant	CLASSIFICATION OF TH
ategary	of relevant pass	yes	to claim	APPLICATION (Int. CL4)
<b>X</b> .	US-A-4 183 095 (W.P * Column 1, line: 5- 66 - column 2, line: 29-38; column 3, lin line 39; figure 3 *	9; column 1, line *** 6: column 3, lines	1-3,10-	.G06F13/42
Y A	77116 32, 119016 3		4,8,9 5-7	
Y	US-A-4 204 250 (E.F * Column 1, lines 40 line 8 - column 29,	-54; column 28,	4,8,9	
A	US-A-3 691 538 (HÀN	EY et al.)	1-11	
A	US-A-4 044 339 (BER	G)		·
				·
	10.1			TECHNICAL FIELDS SEARCHED (Int. Cl.4)
				G 06 F 13/42 G 11 C 7/00
				.,
-17-	in the same of the contract of	. ক শুক্তবয়		
	The present search report has bee	n drawn up for all cistus	-	
	Place of second	Date of completion of the nearth	1	- London
TH	HAGUE	12-02-1990	NGU	YEN XUAN HIEP C.
X : par Y : par doc	CATEGORY OF CITED DOCUMENT ticularly relevant if taken alone ticularly relevant if combined with another ticularly relevant in combined with another tological hardgroups	E i earlier parent	tiple underlying the focusions, but just date if in the application if for other reasons	

PSDOOD of military

Application Nember

EP 87 30 375

<del></del>	DOCUMENTS CONSI			
Megory	Citation of secument with it of retreat pa	dication, where appropriate,	Releva to clair	
Y	413.5, Western Elec Convention, Los Ang "Memory application * Page 413.3, left-	1972, pages 413.1 - tronic Show and eles, US; Y. HSIA:	1-8	G 06 F 5/06
A	IDEM	•	10-18	1
Y	999-1007, IEEE, New PINKHAM et al.: "A memory with simulta random mode access applications" "Figures 1.6: page	December 1984, pages York, US; R. high speed dual port neous serial and for video	1-8	
	column, line 14 - r line 10; page 1003, line 15 - right-han	left-hand column.		TECHNICAL FIELDS SEARCHED (Im. CL4)
A .	PATENT ABSTRACTS OF JAPAN, vol. 7, no. 249 (P-234)[1394], 5th November 1983; & JP-A-58 133 698 (NIPPON DENKI K.K.) 09-08-1983 * Whole abstract *			G 05 F G 11 C H 04 N
A	SMPTE JOURNAL, vol.	89, no. 4, April , Scarsdale, US; T	1-18	
2562	YUSHIND et al.: "D1	gital trame memory	AL - TICE	
-	for still picture t PASS encoding syste * Figure 15; page 2 17 - page 262, colu	m and application" 61, column 3, line		
	The present search report has b	een drawn up for all claims	$\exists$	
	Place of morth	Date of completion of the second		Literary
THE	HAGUE	25-04-1990	.   [	DE LA FUENTE DEL AGUA
X t part Y t part docs	ATEGORY OF CITED DOCUMER (calarly relovant if rahum atome locially relovant if combined with any mont of the same category pelogical background	E : earlier parer	t document, but ng data ted in the appli	ng the hymnics o published on, or lexion assess

B4600000 -EP\_014167A) .

This material may be protected copyright law (Title 17, U : Chili

# New System Architectures for ORAM Control and Error Cornection

Zwie Amital - Product Planning Supervisor Quat Tran - Product Planning Engineer

Monolithic Memories Inc. 2175 Mission College Boulevard Santa Clara, CA 95054-1592 TEL: (408) 970-9700 EXT: 6196/6230

#### INTRODUCTION

こうかんできつくないなどのなっていまするななないのであるとのないというないのである。

Oynamic Random Access Memories (DRAM) have evolved from moderate-performance, low-cost storage media into versatile solutions for a wide range of applications. The better AC performance, the greater density, and the variety of architectures and access modes are drawing more system designers to replace alternative storage media with DRAM.

Wider data paths in microcomputer systems and new DRAM densities exhaust the capabilities of the first-generation DRAM controllers, thereby giving rise to the need for cost-effective, high-performance new solutions for DRAM costs.

The physical dimensions, the signal levels, and the charge stored in the dynamic memory cells are greatly reduced to allow denser-god\_lester DRAME. With the endptitled dimensions, and the growing memory sizes, the memory systems are now more susceptible to soft errors that, more and more system designers resolve to include Error Detection and Correction (EDAC) chaultry in their systems.

This paper presents a new lamily of dynamic RAM controllers that provides economical solutions for DRAM systems, Also, a new lamily of Error Detection and Correction devices featuring the Flow-Through architecture is described and compared against the more common Bus-Watch architecture.

#### A DYNAMIC RAM SYSTEM

in a dynamic RAM system (see figure 1), special circuitry is needed in the address/control path to control the dynamic RAMs and interface to the CPU. This circuitry generates refinesh address: 8 multiplexes row, column, and refresh addresses; and 8 drives the control signals to the dynamic RAMs, in addition, 8 infiliates refresh cycles at the rate that is




Figure 1. A Typical DRAM System

Most available LSt dynamic RAM controllers make an attempt to provide a complete "single-chip" solution for dynamic RAM control incorporating some interface and access/refresh arbitration circuitry in the controller lises. Unfortunately, the required timing and protocol for system memory access very significantly from one CPU or system to another. The result is that in the effort to accommodate many different systems, performance is sacrificed. The "Testility" of such controllers is actually the cause of their being complex, multi-mode, power-hungry devices. Furthermore, significant "plue" logic is still needed for the Interface, as is evident from the elaborate application notes published with each and every controller. The complexity of the controllers, logister with their slow speeds, has pushed many system designers to make their own controllers using "discrete" SSIMSI devices.

\* PAL (R)-is a registered trade mark of Monokitric Memories.

#### THE 67310X FAMILY OF DRAM CONTROLLERS

Determining the optimal level of integration was a crucial task in the development of the new family of controllers from Monolithic Memories. The 57310X dynamic RAM Controller/Driver (figure 2) provides all the dynamic RAM control functions that do not change from system is system. Those functions are

- Refresh address generation
- Row, column, and retresh address multiplexing RAS, CAS, and WE control signals generation

The control signal timing may be derived from external signals (Externally Committed Access mode); or, for accessing 150ns and laster dynamic RAMs, it may be automatically generated by the commotion hash (Automatic Access mode). To sike the system designer greater flexibility, no shempt was made to handle system-dependent handshake and arbitration functions.

The 67310X operaiss in three modes: Externally Controlled Access, Automatic Access, and Refresh. The Externally Controlled Access mode gives the system direct and flexible control over the RAS, CAS, and address outputs. In his mode the 67310X servus as a straight-forward multiplexer and driver for the address and control signals to the dynamic RAMs. The propagation delays and skews in this mode are specified to enable the system designare to arrive at any control lambing sequence with great resolution. The Externally Controlled Access mode supports Page, Static Column, and Nibble mode accesses. Nibble mode accesses.

The timing parameters for each of the three-controllers are specified for a load corresponding to 88 dynamic RAMs as well as for higher loads. The 673104 can drive and address 16Mbytes of dynamic memory organized in tour bytes. The 673103 can address 8 Mbytes organized in tour banks of two byles; withis the 673102, with 9 address outputs, can address 2 Mbyles. Table 1 exhibits the calcrent controllers of the Lamby.

		<del>,                                     </del>	<del></del>
	67918 <sub>22</sub>	573183	677104 ·
NEE OF DRAMS CONSCILED	2564	tild	111
MUSER OF		•	
MANIER OF PYTES OFER WORLS	,	2	1
ADGRESSOR BPACE	ZMys or 2M 11-8/T WORDS	Major or EM 19-BIT WORDS	1540yte
PACKAGES	SAPIN DIP SAPIN PLOC SAPIN PAGA	SAJON DIP SAJON PLOC SAJON PROA	SA-PIN DIP SA-PIN PLOC SA-PIN PPGA

THE PHOUTS FOR THE SIL PRI PACKAGES ARE UPWARD-COMPATING ALLOWING A SYSTEM TO BE UPGRADED WITH MINIMAL WRING CHA

#### 573102/3/4 FAMILY OF CONTROLLERS





Figure 2, 67310X Functional Block Diagram

### MULTIPLE CASIN-CAS CANNELS SIMPLIFY LOGIC AND CUT PROPAGATION DELAYS

Company of the second

in any system with word-wide data (16-bit or 32-bit), either byte may be accessed, or several bytes may be accessed simultaneously. As currently available controllers have only one CAS output. When a single-CAS dynamic RAM controller is used to access word-wide memory, external logic is needed to split the CAS output coming out of the controller and create separate CAS signals for the separate bytes of the data word. Also, external drivers are needed to drive the CAS lines. The external logic adds to the system's chip count and lengthens the propagation deby of the CAS dignals (see Figure 3). For example, in designs using a simple-CAS controller, the added CAS dalay it afters, which drametically increases RASIN to CAS delay (IRICL) and degrades system performance. The multiple CASIN-CAS imput-output channels of the 67310X allow it to directly access individual bytes, or any combination of bytes, with no

TO CHANGE OF THE PARTY OF THE P



EXTERNAL LOCK: AND DRIVEN ARE RESIDED TO SPLIT THE SHOULE CLIS OUTPUT AND PROVIDE TWO CAS LINES TO THE MINIORY, THE EXTERNAL LOCK: AND STITEMAL DRIVEN ARE TO THE CASE RECOMMENDED FOR THE




FIGURE 3. THE MULTIPLE CAS CUTPUTS OF THE 673102/2/4 USED FOR INDIVIDUAL BYTE ACCESS SIMPLIFY THE LOGIC AND REDUCE PROPAGATION DELAY.

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT OR DRAWING
- BLURRED OR ILLEGIBLE TEXT OR DRAWING
- SKEWED/SLANTED IMAGES
- COLOR OR BLACK AND WHITE PHOTOGRAPHS
- GRAY SCALE DOCUMENTS
- LINES OR MARKS ON ORIGINAL DOCUMENT
- REFERENCE (S) OR EXHIBIT (S) SUBMITTED ARE POOR QUALITY

	OTHER:	
•	OTHER.	•

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image problem Mailbox.